

Compal confidential


Schematics Document

Mobile Merom uFCPGA with Satna Rosa Platform

2007-05-29
REV:1.0

Security Classification	Compal Secret Data			Title Compal Electronics, Inc.		
Issued Date	2007/03/26	Deciphered Date	2006/07/26	Cover Sheet		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-3732P	Rev 1.0
Date: Monday, July 09, 2007				Sheet 1 of 42		

Spartan 1.0 (Merom +Crestline+ICH8)



Security Classification	Compal Secret Data			Title Compal Electronics, Inc.		
Issued Date	2007/03/26	Deciphered Date	2006/07/26	Size Block Diagram		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom	Document Number LA-3732P	Rev 1.0
Date:	Monday, July 09, 2007	Sheet	2	of	42	

Voltage Rails

power plane State	+B	+5VALW +3VALW	+1.8V	+5VS +3VS +1.5VS +1.25VS +0.9V +VCCP +CPU_CORE
s0	○	○	○	○
s1	○	○	○	○
s3	○	○	○	✗
s5 s4/AC	○	○	✗	✗
s5 s4/ Battery only	○	✗	✗	✗
s5 s4/AC & Battery don't exist	✗	✗	✗	✗

Symbol Note :

 : means Digital Ground

 : means Analog Ground

@ : means just reserve , no build
DEBUG@ : means just reserve for debug.

External PCI Devices

DEVICE	IDSEL #	REQ/GNT #	PIRQ
LAN	AD22	0	A

I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	1 0 1 0 0 0 0 0
DDR SO-DIMM 1	A4	1 0 1 0 0 1 0 0
CLOCK GENERATOR (EXT.)	D2	1 1 0 1 0 0 1 0

SMBUS Control Table






	SOURCE	INVERTER	BATT	SERIAL EEPROM	THERMAL SENSOR (CPU) ADM1032	SODIMM	CLK CHIP	MINI CARD	LCD
SMB_EC_CLK1 SMB_EC_DA1	KB925	✗	✓	✓	✗	✗	✗	✗	✗
SMB_EC_CLK2 SMB_EC_DA2	KB925	✗	✗	✗	✓	✗	✗	✗	✗
SMB_CK_CLK1 SMB_CK_DAT1	ICH8	✗	✗	✗	✗	✓	✓	✓	✗
LCD_CLK LCD_DAT	Crestline	✗	✗	✗	✗	✗	✗	✗	✓

BOM: 43148632L01(965GM) & 43148632L02(960GML)



Jump-Short: PJP?

hexainf@hotmail.com
GRATIS - FOR FREE

Security Classification	Compal Secret Data			Title			Compal Electronics, Inc.		
Issued Date	2007/03/26	Deciphered Date	2006/07/26	Notes List					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev			
					LA-3732P	1.0			
				Date:	Monday, July 09, 2007	Sheet	3	of	42



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2007/03/26	Deciphered Date	2006/03/10	Merom(1/3)-AGTL+XDP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date	Monday, July 09, 2007	Sheet	4 of 42
Custom	LA-3732P	Rev	1.0		




layout note: Route TEST3 & TEST5 traces on ground referenced layer to the TPs


CPU_BSEL	CPU_BSEL2	CPU_BSEL1	CPU_BSEL0
166	0	1	1
200	0	1	0

Resistor placed within 0.5" of CPU pin. Trace should be at least 25 mils away from any other toggling signal. COMP[0,2] trace width is 18 mils. COMP[1,3] trace width is 4 mils.

Length match within 25 mils. The trace width/space/other is 20/7/25.




Close to CPU pin AD26 within 500mils.



Close to CPU pin within 500mils.


JP2D		
A4	VSS[001]	P6
A8	VSS[002]	P21
A11	VSS[003]	P24
A14	VSS[004]	R2
A16	VSS[005]	R5
A19	VSS[006]	R22
A23	VSS[007]	R25
AF2	VSS[008]	T1
B6	VSS[009]	T4
B8	VSS[010]	T23
B11	VSS[011]	T26
B13	VSS[012]	U3
B16	VSS[013]	U6
B19	VSS[014]	U21
B21	VSS[015]	U24
B24	VSS[016]	U2
C5	VSS[017]	V5
C8	VSS[018]	V22
C11	VSS[019]	V25
C14	VSS[020]	W1
C16	VSS[021]	W4
C19	VSS[022]	W23
C2	VSS[023]	W26
C22	VSS[024]	Y3
C25	VSS[025]	Y6
D1	VSS[026]	Y21
D4	VSS[027]	Y24
D8	VSS[028]	AA2
D11	VSS[029]	AA5
D13	VSS[030]	AA8
D16	VSS[031]	AA11
D19	VSS[032]	AA14
D23	VSS[033]	AA16
D26	VSS[034]	AA19
E3	VSS[035]	AA22
E6	VSS[036]	AA25
E8	VSS[037]	AB1
F11	VSS[038]	AB4
F14	VSS[039]	AB8
F16	VSS[040]	AB11
F19	VSS[041]	AB13
F21	VSS[042]	AB16
F24	VSS[043]	AB19
F5	VSS[044]	AB23
F8	VSS[045]	AB26
F11	VSS[046]	AC3
F13	VSS[047]	AC6
F16	VSS[048]	AC8
F19	VSS[049]	AC11
F2	VSS[050]	AC14
F22	VSS[051]	AC16
F25	VSS[052]	AC19
G4	VSS[053]	AC21
G1	VSS[054]	AC24
G23	VSS[055]	AD2
G26	VSS[056]	AD5
H3	VSS[057]	AD8
H6	VSS[058]	AD11
H21	VSS[059]	AD13
H24	VSS[060]	AD16
J2	VSS[061]	AD19
J5	VSS[062]	AD22
J22	VSS[063]	AD25
J25	VSS[064]	AE1
K1	VSS[065]	AE4
K4	VSS[066]	AE8
K23	VSS[067]	AE11
K26	VSS[068]	AE14
L3	VSS[069]	AE16
L6	VSS[070]	AE19
L21	VSS[071]	AE23
L24	VSS[072]	AE26
M2	VSS[073]	A2
M5	VSS[074]	AF6
M22	VSS[075]	AF8
M25	VSS[076]	AF11
N1	VSS[077]	AF13
N4	VSS[078]	AF16
N23	VSS[079]	AF19
N26	VSS[080]	AF21
P3	VSS[081]	A25
		AF25

Merom Ball-out Rev 1a
CONN@




Mid Frequency Decoupling


Near CPU CORE regulator
ESR <= 1.5m ohm
Capacitor > 1980uF



Place these inside socket cavity on L8 (North side Secondary)





Security Classification	Compal Secret Data		Title	
Issued Date	2007/03/26	Deciphered Date	2006/03/10	Merom(3/3)-GND&Bypass
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
				Document Number LA-3732P
				Rev 1.0
Date: Monday, July 09, 2007			Sheet	6 of 42




layout note:
Route H_SCOMP and H_SCOMP# with trace width, spacing and impedance (55 ohm) same as FS8 data traces

Layout Note:
H_RCOMP / H_VREF / H_SWNG
trace width and spacing is 10/20

Layout Note:
V_DDR_MCH_REF
trace width and spacing is 20/20.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/03/26	Deciphered Date	2006/03/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTOMER TO ANY OTHER DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CRESTLINE(I/6)-AGTL+DMI/DDR2 Size: Custom Document Number: LA-3732P Rev: 1.0 Date: Monday, July 09, 2007 Sheet 7 of 42	




Security Classification	Compal Secret Data		Title	
Issued Date	2007/03/26	Deciphered Date	2006/03/10	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
Date: Monday, July 09, 2007				1.0
Sheet 8 of 42			Title	
CRESTLINE((2/6)-DDR2 A/B CH			LA-3732P	

Strap Pin Table





















CFG[2:0] FSB Freq select	010 = FSB 800MHz 011 = FSB 667MHz Others = Reserved
CFG5 (DMI select)	0 = DMI x 2 1 = DMI x 4 *
CFG6	Reserved
CFG7 (CPU Strap)	0 = Reserved 1 = Mobile CPU *
CFG8 (Low power PCIE)	0 = Normal mode 1 = Low Power mode *
CFG9 (PCIE Graphics Lane Reversal)	0 = Reverse Lane 1 = Normal Operation *
CFG[11:10]	Reserved
CFG[13:12] (XOR/ALLZ)	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation(Default) *
CFG[15:14]	Reserved
CFG16 (FSB Dynamic ODT)	0 = Disabled 1 = Enabled *
CFG[18:17]	Reserved
SDVO_CTRLDATA	0 = No SDVO Device Present * 1 = SDVO Device Present
CFG19 (DMI Lane Reversal)	0 = Normal Operation (Lane number in Order) * 1 = Reverse Lane
CFG20 (PCIE/SDVO concurrent)	0 = Only PCIE or SDVO is operational. * 1 = PCIE/SDVO are operating simu. *

CFG[17:3] have internal pull up
CFG[19:18] have internal pull down

For Crestline: 2.4kohm
For Calero: 1.5kohm



For Crestline: 1.3kohm
For Calero: 255ohm



0607_Change C71 from 330uF to 220uF.

POWER

LVDS D TV/CRT

IV A CK A SM A PEG A LVDS CRT

AXD AXF SM CK HV PEG DMI VTTLF


Security Classification	Compal Secret Data	
Issued Date	2007/03/26	Deciphered Date
		2006/03/10

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

CRESTLINE(4/6)-PWR





Title	CRESTLINE(4/6)-PWR	
Size	Customer Number	Rev
LA-3732P		1.0
Date	Monday, July 09, 2007	Sheet 10 of 42




hexainf@hotmail.com
GRATIS - FOR FREE

Security Classification		Compal Secret Data	
Issued Date	2007/03/26	Deciphered Date	2006/03/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Title		Compal Electronics, Inc.	
CRESTLINE((5/6)-PWR/GND		Size	Document Number
		Custom	LA-3732P
Date:	Monday, July 09, 2007	Sheet	11 of 42
Rev	1.0		



Security Classification	Compal Secret Data		Title	
Issued Date	2007/03/26	Deciphered Date	2006/03/10	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CRESTLINE((6/6)-PWR/GND) Size Document Number Custom LA-3732P Date: Monday, July 09, 2007 Sheet 12 of 42 Rev 1.0




Layout Note:
Place near JP34





0605 Add C443 and C444 to replace C164 and C165. To solve interfere with DDR module.


Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9VS




Layout Note:
Place these resistor closely JP34, all trace length Max=1.5"





Security Classification	Compal Secret Data		Title
Issued Date	2007/03/26	Deciphered Date	2006/03/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETITIVE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Size	Document Number	Rev	
Custom	LA-3732P	1.0	
Date:	Monday, July 09, 2007	Sheet	13 of 42




Layout Note:
Place near JP10



Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9VS



Layout Note:
Place these resistor close JP10, all trace length Max=1.5"






Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2007/03/26	Deciphered Date	2006/03/10	DDRII-SODIMM SLOT2	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Monday, July 09, 2007	Sheet 14 of 42
	LA-3732P				Rev 1.0

FSLC CLKSEL2	FSLB CLKSEL1	FSLA CLKSEL0	CPU MHZ	SRC MHZ	PCI MHZ
0	0	1	133	100	33.3
0	1	0	200	100	33.3
0	1	1	166	100	33.3


FSB Frequency Selet:

CPU Driven	Stuff	R1107	R1135	R1083
*(Default)	No Stuff	R1074	R1086	R1098
		R1113	R1128	R1139
		R1139	R1135	R1074
		R1139	R1135	R1135
667MHz	Stuff	R1086	R1139	R1135
	No Stuff	R1083	R1107	R1128
		R1113	R1098	
800MHz	Stuff	R1135	R1139	
	No Stuff	R1083	R1086	R1098
		R1074	R1107	R1113





CLRP4, CLRP5 for 667/800 FSB select
SHORT CLRP5, NO SHORT CLRP4 -- CPU option
SHORT CLRP4, NO SHORT CLRP5 -- FSB 667

Routing the trace at least 10mil



For ITP_EN, 0 = SRC8/SRC8#; 1 = ITP/ITP#
For 27_SEL, 0 = Enable DOT96 & SRC1, 1 = Enable SRC0 & 27MHz
For PCI2_EN, 0 = Overclocking of CPU and SRC Allowed, 1 = Overclocking of CPU and SRC NOT allowed



For layout request:
1. Change MINI_CLKREQ# from pin 32 to pin 43.
2. Change CLK_PCIE_MCARD from SRC9 to SRC6.

C220	2	1	CLK_48M_ICh
			@5P_0402_50V8C
C221	2	1	CLK_14M_ICh
			@4.7P_0402_50V8C
C222	2	1	CLK_PCIE_ICh
			@4.7P_0402_50V8C
C225	2	1	CLK_PCIE_EC
			@4.7P_0402_50V8C
C227	2	1	CLK_PCIE_LAN
			@4.7P_0402_50V8C
C229	2	1	CLK_DEBUG_PORT
			@5P_0402_50V8C


Security Classification	Compal Secret Data	
Issued Date	2007/03/26	Deciphered Date
		2006/03/10

Compal Electronics, Inc.		
Clock generator		
Size	Document Number	Rev
	LA-3732P	1.0

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Date	Monday, July 09, 2007	Sheet	15	of	42
------	-----------------------	-------	----	----	----

hexainf@hotmail.com
GRATIS - FOR FREE





Security Classification	Compal Secret Data	
Issued Date	2007/03/26	Deciphered Date
		2006/07/26


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Title			Compal Electronics, Inc.	
Size			CRT & TVout Connector	
Date:			Monday, July 09, 2007	Sheet 16 of 42
Document Number			LA-3732P	Rev 1.0

LVDS CONN




Security Classification	Compal Secret Data			Title	
Issued Date	2007/03/26	Deciphered Date	2006/07/26	LCD CONN.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				17	LA-3732P
				Rev	1.0
Date: Monday, July 09, 2007				Sheet	17 of 42














Boot BIOS Strap		
PCI_GNT0#	SPL_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC *

A16 swap override Strap	
PCI_GNT3#	*Low= A16 swap override Enble High= Default





ICH8M Internal VR Enable Strap (Internal VR for VccSus1.05, VccSus1.5, VccCL1.5)	
ICH_INTVRMEN	Low = Internal VR Disabled High = Internal VR Enabled(Default)
ICH8M LAN100 SLP Strap (Internal VR for VccLAN1.05 and VccCL1.05)	
ICH_LAN100_SLP	Low = Internal VR Disabled High = Internal VR Enabled(Default)



hexainf@hotmail.com
GRATIS - FOR FREE


Security Classification	Compal Secret Data	
Issued Date	2007/03/26	Deciphered Date
		2006/03/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Title		Compal Electronics, Inc.	
		ICH8(2/4) LAN,HD,IDE,LPC	
Size	Document Number	Date	Rev
Custom	LA-3732P	Monday, July 09, 2007	1.0
Date		Monday, July 09, 2007	Sheet 19 of 42



Security Classification	Compal Secret Data	
Issued Date	2007/03/26	Deciphered Date
		2006/03/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
ICH8(3/4) PM,USB,GPIO		
Title	Size	Rev
	Document Number	1.0
	LA-3732P	
Date:	Monday, July 09, 2007	Sheet 20 of 42



Pin	Signal	Signal	Signal
A23	VSS1001	VSS1099	K7
A5	VSS1002	VSS1100	L1
AA2	VSS1003	VSS1101	L13
AA7	VSS1004	VSS1102	L15
AB1	VSS1005	VSS1103	L26
AB24	VSS1007	VSS1105	L4
AC11	VSS1008	VSS1106	L5
AC14	VSS1009	VSS1107	L12
AC25	VSS1010	VSS1108	M13
AC26	VSS1011	VSS1109	M14
AC27	VSS1012	VSS1110	M15
AD17	VSS1013	VSS1111	M16
AD20	VSS1014	VSS1112	M17
AD28	VSS1015	VSS1113	M23
AD29	VSS1016	VSS1114	M28
AD3	VSS1017	VSS1115	M29
AD4	VSS1018	VSS1116	M3
AD6	VSS1019	VSS1117	N1
AE1	VSS1020	VSS1118	N11
AE12	VSS1021	VSS1119	N12
AE2	VSS1022	VSS1120	N13
AE22	VSS1023	VSS1121	N14
AD1	VSS1024	VSS1122	N15
AE25	VSS1025	VSS1123	N16
AE5	VSS1026	VSS1124	N17
AE6	VSS1027	VSS1125	N18
AE9	VSS1028	VSS1126	N26
AF14	VSS1029	VSS1127	N27
AF16	VSS1030	VSS1128	N5
AF18	VSS1031	VSS1129	N5
AF3	VSS1032	VSS1130	N6
AF4	VSS1033	VSS1131	P12
AG5	VSS1034	VSS1132	P13
AG6	VSS1035	VSS1133	P14
AH10	VSS1036	VSS1134	P15
AH3	VSS1037	VSS1135	P16
AH16	VSS1038	VSS1136	P17
AH19	VSS1039	VSS1137	P28
AH2	VSS1040	VSS1138	P29
AF28	VSS1041	VSS1139	R1
AH22	VSS1042	VSS1140	R12
AH24	VSS1043	VSS1141	R13
AH26	VSS1044	VSS1142	R14
AH3	VSS1045	VSS1143	R15
AH4	VSS1046	VSS1144	R16
AH8	VSS1047	VSS1145	R17
AJ5	VSS1048	VSS1146	R18
B11	VSS1049	VSS1147	R28
B14	VSS1050	VSS1148	R4
B17	VSS1051	VSS1149	T12
B2	VSS1052	VSS1150	T15
B20	VSS1053	VSS1151	T13
B22	VSS1054	VSS1152	T14
B8	VSS1055	VSS1153	T16
C24	VSS1056	VSS1154	T17
C26	VSS1057	VSS1155	T2
C27	VSS1058	VSS1156	L12
C6	VSS1059	VSS1157	L13
D12	VSS1060	VSS1158	L14
D15	VSS1061	VSS1159	L15
D18	VSS1062	VSS1160	L16
D2	VSS1063	VSS1161	L17
D4	VSS1064	VSS1162	U23
E21	VSS1065	VSS1163	U26
E24	VSS1066	VSS1164	U27
E4	VSS1067	VSS1165	U5
E9	VSS1068	VSS1166	U13
F15	VSS1069	VSS1167	U15
E23	VSS1070	VSS1168	V13
F28	VSS1071	VSS1169	V15
F29	VSS1072	VSS1170	V28
F7	VSS1073	VSS1171	V29
G1	VSS1074	VSS1172	W2
E2	VSS1075	VSS1173	W26
G10	VSS1076	VSS1174	W27
G13	VSS1077	VSS1175	Y28
G19	VSS1078	VSS1176	Y29
G23	VSS1079	VSS1177	Y4
G25	VSS1080	VSS1178	Y4
G26	VSS1081	VSS1179	AB23
G27	VSS1082	VSS1180	AB5
H25	VSS1083	VSS1181	AB6
H28	VSS1084	VSS1182	AD5
H29	VSS1085	VSS1183	L4
H3	VSS1086	VSS1184	W24
H6	VSS1087	VSS1185	
J1	VSS1088	VSS_NCTF[01]	A1
J26	VSS1089	VSS_NCTF[02]	A2
J26	VSS1090	VSS_NCTF[03]	A28
J27	VSS1091	VSS_NCTF[04]	A29
J4	VSS1092	VSS_NCTF[05]	AH1
J5	VSS1093	VSS_NCTF[06]	AH29
K23	VSS1094	VSS_NCTF[07]	A11
K28	VSS1095	VSS_NCTF[08]	A12
K29	VSS1096	VSS_NCTF[09]	A128
K3	VSS1097	VSS_NCTF[10]	B1
K6	VSS1098	VSS_NCTF[11]	B29
		VSS_NCTF[12]	





hexainf@hotmail.com
GRATIS - FOR FREE

Security Classification	Compal Secret Data	
Issued Date	2007/03/26	Deciphered Date
		2006/03/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		



Compal Electronics, Inc.		
ICH8(4/4) POWER&GND		
Title	Size	Rev
	Document Number	1.0
	LA-3732P	
Date:	Monday, July 09, 2007	Sheet 21 of 42

HDD Connector

CD-ROM Connector




Mini-Express Card---WLAN




Security Classification	Compal Secret Data		Title	
Issued Date	2007/03/26	Deciphered Date	2007/08/29	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDD/ODD/Mini Card CONN.
Size			Document Number	Rev
			LA-3732P	1.0
Date:	Monday, July 09, 2007	Sheet	22	of 42

Close to JP12.







0601_Add L21 and L22 For EMI request.




0611_Reserve D27 and D28 For EMI request.

18 PCI_AD[0..31] PCI_AD[0..31]



0310_Dammy by safty request. Footprint can not match part number.





Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2007/03/26	Deciphered Date	2007/08/29	LAN-8100CL	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Monday, July 09, 2007	Sheet 23 of 42
				LA-3732P	Rev 1.0

AUDIO CODEC

CODEC POWER


In order for the modem wake on ring feature to function, the CODEC must be powered by a rail that is not removed when the system is in standby.

For Layout:
Place decoupling caps near the power pins of SmartAMC device.




0608_Change R302 from 0 ohm to 620 ohm.
Add R306 with 143 ohm.
Change C373 from 1uF to 0.01uF.

DIGITAL | ANALOG










HP_DET#	MIC_DET	LINEOUT	PORT-A <Earphone OUT>	MIC	EQ
0 (LOW)	0 (LOW)	OFF	ON	ON	Disable
0 (LOW)	NC	OFF	ON	OFF	Disable
NC	0 (LOW)	ON	OFF	ON	Enable
NC	NC	ON	OFF	OFF	Enable



Revision History


REV	Description	Date
0	Initial Release	April 26, 2005
1	No changes to schematic. PCB updated to -003. Updated footprints and corrected via spacing errors.	August 18, 2005
2	Changed MC8 and MC9 pads. No schematic changes. PCB updated to -005.	November 3, 2005
3	Added MR11 and MR12. PCB updated to -007.	November 18, 2005
4	Added MR13. PCB updated to -009.	January 3, 2006
4.01	AVL update only.	April 20, 2006

Security Classification		Compal Secret Data		Title	
Issued Date	2007/03/26	Deciphered Date	2007/07/26	AMOM-CX20548	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-3732P	Rev 1.0
Date: Monday, July 09, 2007				Sheet	25 of 42




Security Classification		Compal Secret Data		Title	
Issued Date	2007/03/26	Deciphered Date	2007/08/29	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				AMP & Audio Jack	
Size	Document Number			Rev	1.0
	LA-3732P				
Date:	Monday, July 09, 2007	Sheet	26	of	42

USB Port




Security Classification		Compal Secret Data		Title	
Issued Date	2007/03/26	Deciphered Date	2006/07/26	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB CONN.	
Size	Document Number	Rev		Date	
	LA-3732P	1.0		Monday, July 09, 2007	
Sheet		of		42	
27		42			

Power ON/OFF




M/BtoS/B




0426_Change all LED power source from 5V to 3V.


M/B to SB(Caps Lock LED)




POWER LED(Left 1)




Battery Charge LED(Left 2)



HDD LED(Left 3)




Wireless ON/OFF LED(Left 4)




D21, D25, D23 Footprint can not match part number.


TouchPAD ON/OFF LED




TP ON/OFF




T/P Board




Security Classification		Compal Secret Data		Compal Electronics, Inc. LED/SW	
Issued Date	2007/03/26	Deciphered Date	2006/07/26		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-3732P	Rev 1.0
				Date: Monday, July 09, 2007	Sheet 28 of 42




SPI ROM




LPC Debug Port




Connect pin3 & 23 together and pin 24 to GND in 6/29.



Security Classification	Compal Secret Data		Compal Electronics, Inc. BIOS ROM	
Issued Date	2007/03/26	Deciphered Date		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	LA-3732P		Rev
				1.0
Date:	Monday, July 09, 2007	Sheet	29	of 42







Board ID
 DB : 0
 SI : 1
 PV : 2
 MV : 3










0605_Change R355 from 18K to 33K ohm.


VCC	3.3V+/-5%			
Ra	100K+/-5%			
Board ID	Rb	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max
0	0	0V	0.250V	0.289V
1	8.2K+/-5%	0.216V	0.503V	0.538V
2	18K+/-5%	0.436V	0.819V	0.875V
3	33K+/-5%	0.712V	1.185V	1.264V
4	56K+/-5%	1.036V	1.650V	1.759V
5	100K+/-5%	1.453V	2.200V	2.341V
6	200K+/-5%	1.935V	3.300V	3.300V
7	NC	2.500V	3.300V	3.300V




Security Classification	Compal Secret Data		Title	
Issued Date	2007/03/26	Deciphered Date	2006/07/26	EC KB926/KB conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	LA-3732P	Rev	1.0
Date	Monday, July 09, 2007	Sheet	30 of 42	



Security Classification	Compal Secret Data			Title	
Issued Date	2007/03/26	Deciphered Date	2006/07/26	DC/DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-3732P	
				Date:	Monday, July 09, 2007
				Sheet	31 of 42
				Rev	1.0




Security Classification	Compal Secret Data			Title
Issued Date	<Issued_Date>	Deciphered Date	<Deciphered_Date>	DC CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
				Document Number LA-3732P
				Rev
Date:	Monday, July 09, 2007	Sheet	32	of 40



PH1 under CPU bottom side :
 CPU thermal protection at 90 +/- 3 degree C
 Recovery at 47 +/- 3 degree C

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	Deciphered Date	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	Document Number	Rev
Date:	Monday, July 09, 2007	Sheet	33	of 40






28 51ON#

Security Classification		Compal Secret Data		Title	
Issued Date		<Issued_Date>	Deciphered Date	<Deciphered_Date>	3.3VALWP / 5VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date:	Monday, July 09, 2007	Sheet	34 of 40


Compal Electronics, Inc.

3.3VALWP / 5VALWP

28,30,31 SYSON




Security Classification	Compal Secret Data		Title	
Issued Date	<Issued_Date>	Deciphered Date	<Deciphered_Date>	1.8VP/0.9VSP/2.5VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				LA-3732P
				Rev
				0.2
				Date
				Monday, July 09, 2007
				Sheet
				35 of 40





24,30,31,33,35 SUSP#

Security Classification	Compal Secret Data		Compal Electronics, Inc. 1.2V VP/1.5VSP/1.05VP	
Issued Date	2006/11/23	Deciphered Date		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				
Size	Document Number	Rev	Date: Monday, July 09, 2007	
	LA-3732P	0.2	Sheet	36 of 40



Compal Electronics, Inc.			
Title +CPU_CORE			
Size Custom	Document Number		Rev 0.2
Date: Monday, July 09, 2007	Sheet 37	of 40	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	<Issued_Date>	Deciphered Date	<Deciphered_Date>	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BATTERY CONN	
				Size	Document Number
Date:	Monday, July 09, 2007	Sheet	40 of 38		

Item	Reason for change	PG#	Modify List	Date	Phase
1	HW request.	35	Modify 1.25VSP enable signal from SLP_S3# to SUSP#.	2/13	
2	Change PR152 from 210K to 6.49K	38	Change PR152 from 210K to 6.49K	2/13	
3	Follow Volga 2.0 design.	37	Delete PC118,PC119,PC120,PC121,PR113,PR134.	3/6	
4	For layout concern.	37	Change PC95 location behind PL11.	3/8	
5	Prevent S3 leakage issue.	33	Change PD3 pin 2 connect from EC_ON to SUSP#	3/9	
6	Prevent LMV431 will oscillate.	33	Change PR30 from 75K to 51K.	3/9	
7	Prevent LMV431 will oscillate.	33	Change PC28 from 0.022u to 22P.	3/9	
8	EMI request add CPU core snabber and gate driver use 2.2_0603	34	Change PR101&PR130 from 0_0402 to 2.2_0603	3/12	
9	Modify DC in jack LED design for energy star.	35	Add PQ105.	3/12	
10	DFx request change PL1 type.	36	Change PL1 material type.	4/25	
11	Add Air line adapter circuit.	38		4/26	
12	Change CPU high side and add Schottky for EMI	37		6/7	
13	Remove PL15.	38	Remove PL15.	6/7	
14	Change PC22 from 1u_0603_6.3V to 0.1u_0402_10V	39		6/11	

Version Change List (P. I. R. List) for HW Circuit

Item	Change item	Page	Date	Phase
1	Change C117 from 220uF to 10uF.	10	2/8	DB --> SI
2	Remove R401.	19	2/5	DB --> SI
3	Change Crystal Y2 type (the same as Abita).	19	2/5	DB --> SI
4	Connect LAN_RST# from EC_RAMRST# to GND.	20	2/5	DB --> SI
5	Change ODD connector type.	22	2/13	DB --> SI
6	Change U11 power from +5VS to +5VALW.	24	2/12	DB --> SI
7	Change U11 enable signal from SLP_S3# to SUSP#.	24	2/8	DB --> SI
8	Reverse JP19 USB Connector and need to double check layout symbol.	27	2/12	DB --> SI
9	Change Power and Battery charge LED power from +3VALW to +5VALW.	28	2/8	DB --> SI
10	Change HDD LED power from +3VS to +5VS.	28	2/8	DB --> SI
11	Delete reserve component (D25 BSW2) for 14.1".	28	2/8	DB --> SI
12	Change R329, R333, R470 from 200 ohm to 470 ohm.	28	2/8	DB --> SI
13	Change R334, R339 from 200 ohm to 820 ohm.	28	2/8	DB --> SI
14	Add pull down resistor R402 (100k ohm) for SUSP#.	30	2/5	DB --> SI
15	Change C44, C49 type from DIP to SMD.	06	2/14	DB --> SI
16	Add R402 pull high resistor for LID_SW#.	30	2/14	DB --> SI
17	Add R403 pull high resistor for WL_BTN#.	30	2/14	DB --> SI
18	Delete D19.	28	2/16	DB --> SI
19	Change R300 from 10 ohm to 47 ohm and C374 from 10pF to 33pF.	24	2/16	DB --> SI
20	Delete JP27, R317, C392.	26	2/16	DB --> SI
21	Delete R297.	24	2/16	DB --> SI
22	Change RTC battery and connector.	19	2/26	DB --> SI
23	Change C413 and 414 package from 0603 to 0402.	28	2/26	DB --> SI
24	Add JP28 for USB card reader.	27	2/28	DB --> SI
25	Change R105 from 22 ohm to 0 ohm.	15	3/1	DB --> SI
26	Delete C49 and remount C46.	06	3/1	DB --> SI
27	Change JP16 and JP17 Audio Jack.	26	3/2	DB --> SI
28	Add R405.	04	3/6	DB --> SI
29	Change USB connector (JP19) type.	27	3/8	DB --> SI

Security Classification		Compal Secret Data		Title	
Issued Date	2007/03/26	Deciphered Date	2007/02/28	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HW Changed-List History-1	
				Size	Document Number
Date: Monday, July 09, 2007				Sheet	40 of 42

Version Change List (P. I. R. List) for HW Circuit

Item	Change item	Page	Date	Phase
1	Connect R323.1 from B+ to +3VALW. (Cancel in 4/24)	26	4/9	SI --> PV
2	Add R406 between H_OUT_R and H_OUTR+, R407 between H_OUT_L and H_OUTL+	26	4/9	SI --> PV
3	Swap channel L and R.	26	4/9	SI --> PV
4	Add R408 and R409. (Cancel in 4/24)	26	4/9	SI --> PV
5	Reverse JP22 pin define.	28	4/10	SI --> PV
6	Change R360 from 10K to 4.7K ohm for KB926 C0 version.	31	4/10	SI --> PV
7	Reserve C438 for KB926 C0 version.	31	4/10	SI --> PV
8	Change C45-C48 to 9m ohm and reserve C49.	06	4/16	SI --> PV
9	Change R233 from 0 ohm to 10K ohm.	20	4/16	SI --> PV
10	Change R233 from 0 ohm to 10K ohm.	30	4/16	SI --> PV
11	Reverse JP15 pin define.	26	4/16	SI --> PV
12	Add pull high R410 (3.3K ohm) for HOLD#.	29	4/17	SI --> PV
13	Change R211 from 24.9 to 27.4 ohm.	19	4/17	SI --> PV
14	Add CP1-CP6 for EMI.	30	4/17	SI --> PV
15	Add R186 and C261 for EMI.	18	4/17	SI --> PV
16	Add R292 and C356 for EMI.	23	4/17	SI --> PV
17	Add D24 for EMI.	28	4/17	SI --> PV
18	Add C233, C234, C235 for EMI.	16	4/17	SI --> PV
19	Add R411 to pull high for WL_LED#.	22	4/17	SI --> PV
20	Remove XDP circuit for EMI request. Change R2 to 15 ohm R3 to 39 ohm R7 to 560 ohm R8 to 27 ohm	04	4/17	SI --> PV
21	Change R223 from 1K to 10K ohm when remove XDP.	20	4/17	SI --> PV
22	Add reserve resistor R412 for LPC debug port.	15	4/17	SI --> PV
23	Add C439 to avoid wavelike display.	10	4/20	SI --> PV
24	Change C262 and C263 from 15pF to 12pF.	19	4/23	SI --> PV
25	Per ENE request, change C426 and C427 from 10pF to 27pF from now.	30	4/23	SI --> PV
26	Reserve R300 and C374 for EMI request.	24	4/24	SI --> PV
27	Add C440 for AC_IN.	31	4/24	SI --> PV
28	Change R355 from 8.2K to 18K ohm.	31	4/25	SI --> PV
29	Add L16-19 for EMI request.	26	4/25	SI --> PV
30	Change C336-C338 from 22p to 10pF.	16	4/25	SI --> PV
31	Add R415 and R416 for thermal second solution.	04	4/25	SI --> PV
32	Change R320 from 0 ohm to bead. Add L20.	26	4/25	SI --> PV
33	Change R321 and R322 from 0 ohm to bead. Add C398 and C399.	26	4/25	SI --> PV
34	Add C401 and C404.	26	4/25	SI --> PV
35	Connect AIR_AC to U18 pin85 to support AIR adapter.	31	4/26	SI --> PV
36	Add C441.	15	4/26	SI --> PV
37	Add R417 and R418 to fine tune Headphone output voltage	26	4/26	SI --> PV
38	Delete R219 and C268 for EMI request.	20	4/26	SI --> PV

