






Table of Contents	
PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3	CLOCK GENERATOR
4-7	PineView CPU
8-13	TigerPoint
14	DDRII SO-DIMM
15	LCD Conn
16	CRT Conn.
17	Audio Codec CX20582
18	LAN(RTL8103EL/8111DL)
19	SATA HDD
20	USB x 3
21	CardReader AU6433
22	MINI-Card (WLAN)
23	MINI-Card (WWAN)
24	BLUETOOTH
25	KB/TP
26	SW/LED/Other
27	FAN & Thermal
28	KBC IT8502E
29	HOLD & SKEW
30	Discharge
31	Charger
32	DDR 1.8V (TPS51116)
33	VCCP (OZ8116LN)
34	3V/5V (ISL6237)
35	VCore (ISL6261A)
36	VCC1.5V/ GFX CORE
37	Power Block Dianram
38	
39	
40	

Power States


POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	10V~+20V	15,30,31,32,33,34,35	MAIN POWER		S0-S5
+3VRTC	+3.0V~+3.3V	11,12,38	RTC		S0-S5
3VPCU	+3.3V	11,15,18,25,26,28,30,31,34,36	ITE8052 POWER	3V5V_EN	S0-S5
5VPCU	+5V	11,30,31,32,33,34,36	DC/DC POWER IC SOURCE	3V5V_EN	S0-S5
+15V	+15V	15,30,32,34	LARGE POWER	3V5V_EN	S0-S5
LANVCC	+3.3V	18,30	LAN POWER	LAN_ON	
5V_S5	+5V	12,20,30	PCH SUS POWER	S5_ON	S0-S3
3V_S5	+3.3V	8,11,12,21,22,30	Sys Management,PCH Resume Well,intel HD Audio,USB,WLAN WIMAX POWER	S5_ON	S0-S3
5VSUS	+5V	15,30,35,36	SLP_S4# CTRLD POWER	SUSON	S0-S3
3VSUS	+3.3V	26,30,35,36	SLP_S4# CTRLD POWER	SUSON	S0-S3
+VCC_GFX_CORE	+0.9V~+1.2V	6,36	VGA CORE POWER	MAIN_ON	S0
0.9VSMDDR_VTERM	+0.75V	5,14,32	DDR2 SODIMM REFERENCE POWER	MAIN_ON	S0
+5V	+5V	12,15,16,17,19,25,27,28,30	SLP_S3# CTRLD POWER	MAIN_ON	S0
+3V	+3.3V	3,4,6,9,10,11,12,14,15,16,17,18,19,21,22,23,24,26,28,30,32,33,34,35	SLP_S3# CTRLD POWER	MAIN_ON	S0
+1.8V	+1.8V	6,21,32	LVDS,NVM POWER	MAIN_ON	S0
+1.5V	+1.5V	6,8,12,17,22,23,36	Mini PCIe,Express Card POWER	MAIN_ON	S0
+1.05V	+1.05V	3,4,6,9,12,30,33	PCH CORE POWER	MAIN_ON	S0
VCC_CORE		6,30,35	CPU CORE POWER	VRON	S0
+LCDVCC	+3.3V	15	LCD Power	L_VDD_EN	S0
BAT-V	+10V~+17V	31	MAIN BATTERY	CHG_PBATT	S0-S5



U31C



DDR SYSTEM MEMORY A

13 M_B_DQ[63:0]

M_B_DQ0
M_B_DQ1
M_B_DQ2
M_B_DQ3
M_B_DQ4
M_B_DQ5
M_B_DQ6
M_B_DQ7
M_B_DQ8
M_B_DQ9
M_B_DQ10
M_B_DQ11
M_B_DQ12
M_B_DQ13
M_B_DQ14
M_B_DQ15
M_B_DQ16
M_B_DQ17
M_B_DQ18
M_B_DQ19
M_B_DQ20
M_B_DQ21
M_B_DQ22
M_B_DQ23
M_B_DQ24
M_B_DQ25
M_B_DQ26
M_B_DQ27
M_B_DQ28
M_B_DQ29
M_B_DQ30
M_B_DQ31
M_B_DQ32
M_B_DQ33
M_B_DQ34
M_B_DQ35
M_B_DQ36
M_B_DQ37
M_B_DQ38
M_B_DQ39
M_B_DQ40
M_B_DQ41
M_B_DQ42
M_B_DQ43
M_B_DQ44
M_B_DQ45
M_B_DQ46
M_B_DQ47
M_B_DQ48
M_B_DQ49
M_B_DQ50
M_B_DQ51
M_B_DQ52
M_B_DQ53
M_B_DQ54
M_B_DQ55
M_B_DQ56
M_B_DQ57
M_B_DQ58
M_B_DQ59
M_B_DQ60
M_B_DQ61
M_B_DQ62
M_B_DQ63

SB_CLK[0]
SB_CLK#0
SB_CKE[0]
SB_CLK[1]
SB_CLK#1
SB_CKE[1]
RSVD_TP[11]
RSVD_TP[12]
RSVD_TP[13]
RSVD_TP[14]
RSVD_TP[15]
RSVD_TP[16]
SB_CS#0
SB_CS#1
RSVD_TP[17]
RSVD_TP[18]
SB_ODT[0]
SB_ODT[1]
RSVD_TP[19]
RSVD_TP[20]
SB_DQS#0
SB_DQS#1
SB_DQS#2
SB_DQS#3
SB_DQS#4
SB_DQS#5
SB_DQS#6
SB_DQS#7
SB_MA[0]
SB_MA[1]
SB_MA[2]
SB_MA[3]
SB_MA[4]
SB_MA[5]
SB_MA[6]
SB_MA[7]
SB_MA[8]
SB_MA[9]
SB_MA[10]
SB_MA[11]
SB_MA[12]
SB_MA[13]
SB_MA[14]
SB_MA[15]

AE2
AD2
R9
AE1
AD1
R10
AB2
AA2
T9
AA1
AB1
T10
AD3
AE3
AD6
AE6
AE4
AD4
AD5
AE5
D7
F3
K6
N3
AN5
AP9
AK12
AP15
C7
G3
J6
M3
AN6
AP8
AK11
AP14
AA8
R7
T6
T2
T4
T3
R2
T5
R3
AB7
R1
T1
AB10
R5
R4

M_B_CLKP0 13
M_B_CLKN0 13
M_B_CKE0 13
M_B_CLKP1 13
M_B_CLKN1 13
M_B_CKE1 13
M_B_CS#0 13
M_B_CS#1 13
M_B_ODT0 13
M_B_ODT1 13
M_B_DQSN0
M_B_DQSN1
M_B_DQSN2
M_B_DQSN3
M_B_DQSN4
M_B_DQSN5
M_B_DQSN6
M_B_DQSN7
M_B_DQSP0
M_B_DQSP1
M_B_DQSP2
M_B_DQSP3
M_B_DQSP4
M_B_DQSP5
M_B_DQSP6
M_B_DQSP7
M_B_A0
M_B_A1
M_B_A2
M_B_A3
M_B_A4
M_B_A5
M_B_A6
M_B_A7
M_B_A8
M_B_A9
M_B_A10
M_B_A11
M_B_A12
M_B_A13
M_B_A14
M_B_A15

DDR SYSTEM MEMORY B

U31D

13 M_B_BS#0
13 M_B_BS#1
13 M_B_BS#2

13 M_B_CAS#
13 M_B_RAS#
13 M_B_WE#

AA9
AA7
R6
AA10
AA8
AB9

CPU-989P-rPGA

13.14 DDR3_DRAMRST#

9 DRAMRST_CNTRL_PCH

+1.5V_SUS

R304 1K/F_4

R290

R307 1K/F_4

CPU_DRAMRST# R

Q29 2N7002K

R298 4.99K/F_4

C369 0.047U/10V_4


R300


*0.4 short

PROJECT : KL6A
Quanta Computer Inc.

Size Document Number Rev
Sandy Bridge 214 1A

Date: Friday, October 29, 2010 Sheet 4 of 47





Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.



	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training




CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled


U17C




System PWR_OK(CLG)



DPWROK FOR DSW




08




Cougar Point-M (PCI,USB,NVRAM)




DGPU Power ON




PLTRST#(CLG)




GPU RST#(CLG)




PCI/USB/OC# Pull-up(CLG)




PEG CLK detect




WLAN




LAN




SMBus(CLK)



CLK_REQ/Strap Pin(CLG)




SMBus/Pull-up(CLG)




Cougar Point (GPIO, VSS_NCTF, RSVD) Schematics ForFree

10



GPIO Pull-up/Pull-down(CLG)




Board ID For Function	SYSTEM_ID GPIO34	ID2 GPIO171	ID3 GPIO13	ID1 GPIO6	ID0 GPIO16	CPU_ID GPIO68	Board ID
SDV	1	1	0	0	0	1	B-04 Board ID use below GPIO: BOARD_ID0 BOARD_ID1 BOARD_ID3
SIV	1	1	0	0	1	1	
SIT	1	1	0	1	0	1	
SVT	1	1	0	1	1	1	
SOVP	1	1	1	0	0	1	

ID2: 0-->6 layer
1-->8 layer

System ID: 0-->KL5
1-->KL6

CPU_ID: 0-->35W
1-->45W



SV_SET_UP

High = Strong (Default)




HOST_ALERT#1_R R508 1K/J 4



Intel ME Crypto Transport Layer Security (TLS) cipher suite

Low = Disable (Default)

High = Enable



	SWITCHABLE	UMA
Stuff	R532	R533
No Stuff	R533	R532



FDI TERMINATION VOLTAGE OVERRIDE

LOW - Tx, Rx terminated to same voltage

DMI TERMINATION VOLTAGE OVERRIDE

Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)

BIOS RECOVERY

High = Disable (Default)

Low = Enable

MFG-TEST

MFG_MODE R184 R194 10K/J 4

PROJECT : KL6A


Quanta Computer Inc.

Size Document Number



Cougar Point 4/6

Date: Friday, October 29, 2010 Sheet 10 of 47 Rev 1A

Cougar Point-M (POWER)




IBEX PEAK-M (GND)






PC2100 DDR3 SDRAM SO-DIMM
(204P)





DDR_STD (DDR)



Schematics_ForFree


14












MIOX_VDDQ should pop 3.3V for N11P-GE1, but pull down 10k for N11P-GT

Using internal thermal sensor




	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO	ACLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	0001
ROM_SCLK	PCI_DEVICE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	1010
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
STRAP2	PCI_DEVICE[3]	PCI_DEVICE[2]	PCI_DEVICE[1]	PCI_DEVICE[0]	0101
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0110
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111

VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Quanta PN(Q buy)	Quanta PN(W buy)	Vendor PN
0x3(0011)	900MHz 512MB(64M*16) Samsung	AKD5LGHT500		K4W1G1646E-HC11
0x2(0010)	900MHz 512MB(64M*16) Hynix	AKD5LZWTW01	AKD5LZWTW00	H5TQ1G63BFR-11C
0x6(0110)	800MHz 2GB(128M*16) Hynix	AKD5MGGTW00	AKD5MGGTW06	H5TQ2G63BFR-12C
0x7(0111)	800MHz 2GB(128M*16) Samsung	AKD5MGGT501	AKD5MGGT507	K4W2G1646B-HC12
0x6(0110)	900MHz 2GB(128M*16) Hynix	AKD5MGTTW00		H5TQ2G63BFR-11C
0x7(0111)	900MHz 2GB(128M*16) Samsung	AKD5MGWT500		K4W2G1646C-HC11



ROM_SI Strap Bit for RAM Mapping

	PU	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111




SAMSUNG OR HYNIX

N12P-GE	ROM_S0	10K	pull low
	Strap2	30K	pull low
N12P-GV1	ROM_S0	10K	pull low
	Strap2	45K	pull low
N12P-GV	ROM_S0	10K	pull high
	Strap2	45K	pull high
	Strap3	5K	pull low
	Strap4	20K	pull low




GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	N/A	
3	OUT	N/A	
4	OUT	N/A	
5	OUT	N/A	NVVD VDD VID0
6	OUT	N/A	NVVD VDD VID1
7	OUT	N/A	NVVD VDD VID2
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL
13	OUT	N/A	MEM_VID or power supply cor
14	OUT	N/A	PS CONTROL






16 VMA_DQ[63..0]
16 VMA_DM[7..0]
16 VMA_WDQS[7..0]
16 VMA_RDQS[7..0]

CHANNEL A: 512MB/1024MB DDR3










Placement has to be close to VRAM






Placement has to be close to VRAM







ESD PROTECTION



LCDVCC







back light



8,9,11,11,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,34,35,36,37,38,42,43,44,45
27,28,29,37,39,40,41,44
7,8,25,27,33,34,35,37,38,40,41
36,38,39,40,42,43,44,45


+3V
+15V
+3VPCU
VIN






CODEC(ADO)


Close to CODEC




INTERNAL MIC




Schematics Power(ADO)




Earphone(AMP)




HDA Power(ADO)




System MIC(AMP)




Speaker(AMP)



PC BEEP




SATA HDD Connector.





Schematics_ForFree


SATA HDD Connector



USB + E-SATA




E-SATA RE-DRIVER




All straps of PS8511A have int. PL 150Kohm.

EN	AUTO_EN	O/I EQ	D/I EQ	O/I_BST#	O/I_BST#	O/I_PRE	O/I_PRE	Function
0	X	X	X	X	X	X	X	Standby
1	0	X	X	X	X	X	X	disable auto power saving
1	1	X	X	X	X	X	X	enable auto power saving
1	X	0	X	X	X	X	X	Short and medium length
1	X	X	1	X	X	X	X	Long length
1	X	X	X	0	X	X	X	Output :800~1200 mVpp
1	X	X	X	X	1	X	X	Output :400~700 mVpp
1	X	X	X	X	X	0	X	Pre-emphasis disabled
1	X	X	X	X	X	X	1	Pre-emphasis enabled


USB 0




USB2.0*3




BLUETOOTH








SD/MMC		MS	XD
SP1	SD D7		XD RD
SP2	SD D6		XD RE
SP3	SD D5		XD CE
SP4	SD D4		XD WE
SP5		MS BS	XD CL
SP6		MS D5	XD AL
SP7		MS D1	XD WP
SP8		MS D4	XD D0
SP9		MS D0	XD D1
SP10		MS D2	XD D2
SP11		MS D6	XD D3
SP12		MS D3	XD D4
SP13		MS D7	XD D5
SP14		MS CLK	XD D6
SP15	SD WP		XD D7

For RTS5139
SD,MS 4bit onl








KEYBOARD








Schematics_ForFree



Touch pad









Rev
1A




+3V, +5V, +1.5V






3V_S5, 5V_S5





LANVCC



























Schematics For Free



9