


**Enrico Caruso 14**  
**Muxless/UMA Schematics Document**  
**Sandy Bridge**  
**Intel PCH**  
**2011-04-07**  
**REV : A00**

*DY : None Installed*  
*UMA: UMA ONLY installed*  
*PSL: KBC795 PSL circuit for 10mW solution installed.*  
*10mW: External circuit for 10mW solution installed.*  
*DIS: MUXLESS solution installed.*  
*Surge: For GO Rural config stuff.*  
*GIGA: For GIGA LAN config stuff.*  
*HDMI: For HDMI config stuff.*  
*DIS\_CRT: Pure DIS install*

# Block Diagram (Discrete/UMA co-lay)

##OnMainBoard



Project code: 91.4IU01.001  
PCB P/N : 48.4IU16.0SC  
Revision : 10315-SC

<b>SYSTEM DC/DC</b> APL5916 48		<b>CPU DC/DC</b> VT1316+1314 42~44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	0D85V_S0	DCBATOUT	VCC_CORE
<b>SYSTEM DC/DC</b> TPS51218 45		<b>SYSTEM DC/DC</b> TPS51125 41	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT	DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5 15V_S5
<b>SYSTEM DC/DC</b> TPS51216R 46		<b>SYSTEM DC/DC</b> TPS51216R 46	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3	DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3
<b>GFX DC/DC</b> VT1316+1317 44		<b>VGA</b> RT8208B 92	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE	DCBATOUT	VGA_CORE
<b>TI CHARGER</b> BQ24707 40		<b>SYSTEM DC/DC</b> APW7153B 47	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
+DC_IN_S5 +PBATT	DCBATOUT	3D3V_S5	1D8V_S0
<b>SYSTEM DC/DC</b> G9731 93		<b>SYSTEM DC/DC</b> G9731 93	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D5V_S3 3D3V_S0	1V_VGA_S0 1D8V_VGA_S0	1D5V_S3 5V_S5 3D3V_S5	1D5V_S0 5V_S0 3D3V_S0
<b>Switches</b>			
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D5V_S3 5V_S5 3D3V_S5	1D5V_S0 5V_S0 3D3V_S0	1D5V_S3 5V_S5 3D3V_S5	1D5V_S0 5V_S0 3D3V_S0
<b>PCB LAYER</b>			
L1: Top	L4: Signal	L2: GND	L5: VCC
L3: Signal	L6: Bottom		

<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichin,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **Block Diagram**

Size A3 Document Number **Enrico Caruso 14** Rev **A00**  
Date: Wednesday, April 13, 2011 Sheet 2 of 105

Name	Schematics Notes
SPKR	<b>Reboot option at power-up</b> Default Mode: Internal weak Pull-down. <b>No Reboot Mode with TCO Disabled:</b> Connect to Vcc3_3 with 8.2-k - 10-k weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	<b>Enable Danbury:</b> Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. <b>Disable Danbury:</b> Left floating, no pull-down required.
NV_ALE	<b>Enable Danbury:</b> Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] <b>Disable Danbury:</b> Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	<b>Default = Do not connect (floating)</b> High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

**USB Table**

Pair	Device
0	X
1	USB Ext. port 2 (MB)
2	X
3	X
4	X
5	CARD READER
6	X
7	X
8	USB Ext. port 3
9	USB Ext. port 1
10	X
11	Mini Card1 (WLAN+BT)
12	CAMERA
13	X

**SMBus ADDRESSES**

I <sup>2</sup> C / SMBus Addresses	Ref Des	Address	Hex	Bus
HURON RIVER ORB				
Device				
EC SMBus 1		BAT_SCL/BAT_SDA		
Battery		BAT_SCL/BAT_SDA		
CHARGER		BAT_SCL/BAT_SDA		
EC SMBus 2		SML1_CLK/SML1_DATA		
PCH		SML1_CLK/SML1_DATA		
eDP		SML1_CLK/SML1_DATA		
PCH SMBus		PCH_SMBDATA/PCH_SMBCLK		
SO-DIMMA (SPD)		PCH_SMBDATA/PCH_SMBCLK		
SO-DIMMB (SPD)		PCH_SMBDATA/PCH_SMBCLK		
Digital Pot		PCH_SMBDATA/PCH_SMBCLK		
G-Sensor		PCH_SMBDATA/PCH_SMBCLK		
MINI		PCH_SMBDATA/PCH_SMBCLK		

**PCIE Routing**

LANE1	X
LANE2	LAN
LANE3	X
LANE4	Wireless
LANE5	X
LANE6	X
LANE7	X
LANE8	X

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	<b>PCI-Express Static Lane Reversal</b>	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is 0: connect to the EMBEDDED display Port	0
CFG[6:5]	<b>PCI-Express Port Bifurcation Straps</b>	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	<b>PEG DEFER TRAINING</b>	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	

POWER PLANE	VOLTAGE	Voltage Rails	DESCRIPTION		
<b>ACTIVE IN</b>					
5V_S0	5V	S0	CPU Core Rail Graphics Core Rail		
3D3V_S0	3.3V				
1D8V_S0	1.8V				
1D5V_S0	1.5V				
1D05V_VTT	1.05V				
OD85V_S0	0.85 - 0.85V				
OD75V_S0	0.75V				
VCC_CORE	0.35V to 1.5V				
VCC_GFXCORE	0.4 to 1.25V				
1D8V_VGA_S0	1.8V				
3D3V_VGA_S0	3.3V				
1V_VGA_S0	1V				
5V_USEX_S3	5V			S3	
1D5V_S3	1.5V				
DDR_VREF_S3	0.75V				
BF+ DCBATOUT	6V-14.1V 6V-14.1V	All S states	AC Brick Mode only		
5V_S5	5V				
5V_AUX_S5	5V				
3D3V_S5	3.3V				
3D3V_AUX_S5	3.3V				
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL		
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states		
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx		

**SATA Table**

SATA	
Pair	Device
0	HDD1
1	N/A
2	N/A
3	N/A
4	ODD
5	N/A

DN15ATI Whistler



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Table of Content**

Size: A3 Document Number: **Rev A00**

Date: Wednesday, April 13, 2011 Sheet 3 of 105

**SSID = CPU**

Note:  
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:  
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:  
Lane reversal does not apply to FDI sideband signals.

Signal Routing Guideline:  
EDP\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.  
EDP\_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.


NOTE:  
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

Stuff to disable internal graphics function for power saving.

NOTE:  
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns. If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-k pull-Up resistor on the motherboard.

<http://laptop-motherboard-schematic.blogspot.com/>

Signal Routing Guideline:  
PEG\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.  
PEG\_ICOMPI & PEG\_RCIMPO keep W/S=4/15 mils and routing length less than 500 mils.



NOTE:  
If PEG is not implemented, the RX&TX pairs can be left as No Connect  
PEG Static Lane Reversal

SANDY SKT-BGA989C470395-1H180  
62.10055.421  
2nd = 62.10040.771

DN15ATI Whistler


**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (PCIe/DMI/FDI)**

Size A3 Document Number **Enrico Caruso 14** Rev **A00**

Date: Wednesday, April 13, 2011 Sheet 4 of 105

SSID = CPU




CRB : 47pf  
CEKLT: 43pf

Connect EC to PROCHOT# through inverting OD buffer.


X01-0127 Add C504 for noise couple.

18,27,31,65,71,83 PLT\_RST#




Buffered reset to CPU

73.01G09.AAH




SANDY SKT-BGA989C470395-1H180  
62.10055.421  
2nd = 62.10040.771



Signal Routing Guideline:  
SM\_RCOMP keep routing length less than 500 mils.

11/16 remove TP for layout space

12/6 swap net for layout



19 XDP\_DBRESET# <<< XDP\_DBRESET# 1 10KR2J-3-GP

Disabling Guidelines:  
If motherboard only supports external graphics:  
Connect DPLL\_REF\_SSCLK on Processor to GND through 1K +/- 5% resistor.  
Connect DPLL\_REF\_SSCLK# on Processor to VCCP through 1K +/- 5% resistor power (~15 mW) may be wasted.


<Core Design>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (THERMAL/CLOCK/PM)**

Size A3	Document Number	Rev
	<b>Enrico Caruso 14</b>	<b>A00</b>
Date: Wednesday, April 13, 2011	Sheet 5 of 105	

SSID = CPU



SANDY  
62.10055.421  
2nd = 62.10040.771

SANDY  
62.10055.421  
2nd = 62.10040.771

DN15ATI Whistler

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (DDR)**

Size A3 Document Number: **Enrico Caruso 14** Rev: **A00**


Date: Wednesday, April 13, 2011 Sheet 6 of 105

**SSID = CPU**

11/17 remove TP715




20 mils




SANDY SKT-BGA989C470395-1H180  
62.10055.421  
2nd = 62.10040.771


RESERVED




PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed



Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port



PCIE Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training





DN15ATI Whistler

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (RESERVED)**


Size A3	Document Number	Rev
	<b>Enrico Caruso 14</b>	<b>A00</b>
Date: Wednesday, April 13, 2011	Sheet 7 of	105

Voltage Rail	Voltage	Iccmax
VCC_CORE(QC)	0.8~1.35	94A
VCC_CORE(DC)	0.8~1.35	53A
VCCIO	1.05	8.5A
VDDQ	1.5	10A
VCCSA	0.75~0.9	6A
VCCPLL	1.8	1.2A
VAXG	0~1.52	33A




11/4 add Caps to 28 location as vendor recommend.  
 X01-0127 Stuff C812, C822, C831, C834 for VCC core noise issue.  
 X01-0217 Stuff C801=22uF change C817 to 22uF




VCC Output Decoupling Recommendation:  
 4 x 470 uF at Bottom Socket Edge  
 8 x 22 uF at Top Socket Cavity  
 8 x 22 uF at Top Socket Edge  
 8 x 22 uF at Bottom Socket Cavity



No-stuff sites outside the socket may be removed.  
 No-stuff sites inside the socket cavity need to remain.



11/16 follow DN13 to meet schematic check list



<Core Design>

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VCC\_CORE)**

Size	Document Number	Rev
Custom	<b>Enrico Caruso 14</b>	<b>A00</b>


Date: Wednesday, April 13, 2011 Sheet 8 of 105

# SSID = CPU


VAXG Output Decoupling Recommendation:  
 2 x 470 uF at Bottom Socket Edge  
 2 x 22 uF at Top Socket Cavity  
 4 x 22 uF at Top Socket Edge  
 2 x 22 uF at Bottom Socket Cavity  
 4 x 22 uF at Bottom Socket Edge

Voltage Rail	Voltage	Iccmax
VCC_CORE(QC)	0.8~1.35	94A
VCC_CORE(DC)	0.8~1.35	53A
VCCIO	1.05	8.5A
VDDQ	1.5	10A
VCCSA	0.75~0.9	6A
VCCPLL	1.8	1.2A
VAXG	0~1.52	33A

VCC\_GFXCORE




12/28 Yellow mark for OPI



## POWER

7 OF 9



VAXG\_SENSE AK35  
 VSSAXG\_SENSE AK34  
 VCC\_AXG\_SENSE 42  
 VSS\_AXG\_SENSE 42


Refer to the latest Huron River Mainstream PDG (Doc# 436735) for more details on S3 power reduction implementation.

+V\_SM\_VREF\_CNT should have 10 mil trace width



Routing Guideline:  
 Power from DDR\_VREF\_S3 and +V\_SM\_VREF\_CNT should have 10 mils trace width.

### PROCESSOR VDDQ: 10A




12/28 Yellow mark for OPI

79.38719.201  
 2nd = 77.C3371.13L

VDDQ Output Decoupling Recommendation:  
 1 x 330 uF  
 6 x 10 uF


### PROCESSOR VCCSA: 6A



VCCSA Output Decoupling Recommendation:  
 1 x 330 uF  
 2 x 10 uF at Bottom Socket Cavity  
 1 x 10 uF at Bottom Socket Edge

Disabling Guidelines for External Graphics Designs:  
 Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed.  
 Can be left floating (Gfx VR keeps VAXG rail from floating) if the VR is stuffed

### PROCESSOR VCCPLL: 1.2A




VCCPLL Output Decoupling Recommendation:  
 1 x 330 uF  
 2 x 1 uF  
 1 x 10 uF

SANDY  
 62.10055.421  
 2nd = 62.10040.771

11/16 Follow Annie team's schematic by power solution



R910 close to pin H23.



11/ 17 dummy RN901

<Core Design>



**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VCC GFXCORE)**

Size A3 Document Number: **Enrico Caruso 14** Rev: **A00**

Date: Wednesday, April 13, 2011 Sheet 9 of 105

SSID = CPU



DN15ATI Whistler



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			<b>CPU (VSS)</b>		
Size	Document Number				Rev
A3	<b>Enrico Caruso 14</b>				<b>A00</b>
Date:	Wednesday, April 13, 2011			Sheet	10 of 105

(Blanking)

DN15ATI Whistler



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichin,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**XDP**

Size  
A3

Document Number

**Enrico Caruso 14**

Rev

**A00**

Date: Wednesday, April 13, 2011

Sheet 11 of 105

(Blanking)

DN15ATI Whistler



Title **Reserved**

Size A3	Document Number <b>Enrico Caruso 14</b>	Rev <b>A00</b>
------------	--	-------------------

Date: Wednesday, April 13, 2011	Sheet 12 of 105
---------------------------------	-----------------

(Blanking)

DN15ATI Whistler









Title **Reserved**

Size A3	Document Number <b>Enrico Caruso 14</b>	Rev <b>A00</b>
------------	--	-------------------

Date: Wednesday, April 13, 2011	Sheet 13 of 105
---------------------------------	-----------------

# SSID = MEMORY



**Note:**  
 If SA0\_DIM0 = 0, SA1\_DIM0 = 0  
 SO-DIMMA SPD Address is 0xA0  
 SO-DIMMA TS Address is 0x30  
  
 If SA0\_DIM0 = 0, SA1\_DIM0 = 1  
 SO-DIMMA SPD Address is 0xA4  
 SO-DIMMA TS Address is 0x34

**Layout Note:**  
 Place these Caps near SO-DIMMA.

- 12/3 Change DM2 to 62.10024.E21
- 12/9 Change DM2 to 62.10017.K01
- 12/21 Change DM2 to 62.10017.P61
- 12/22 Change DM2 to 62.10024.E21

DN15AT1 Whistler



Title		
<b>DDR3-SODIMM2</b>		
Size	Document Number	Rev
Custom		A00
<b>Enrico Caruso 14</b>		
Date:	Wednesday, April 13, 2011	Sheet 14 of 105




# SSID = MEMORY

11/ 17 Change SMBus address note



Note:  
SO-DIMMB SPD Address is 0xA0  
SO-DIMMB TS Address is 0x30

---

SO-DIMMB is placed farther from the Processor than SO-DIMMA



X02-0303 change 0R to short pad



- 12/7 Change DM1 to 62.10024.D51
- 12/9 Change DM1 to 62.10017.K11
- 12/17 Change DM1 to 62.10017.N11
- 12/21 Change DM1 to 62.10017.Q41
- 12/22 Change DM1 to 62.10024.D91
- 12/22 Change DM1 to 62.10024.D51

Note:  
The symbol DM1 is change value and FN only.

H = 9.2mm

DDR3-204P-128-GP  
62.10024.D51

<http://laptop-motherboard-schematic.blogspot.com/>

DN15AT1 Whistler



Title		
<b>DDR3-SODIMM1</b>		
Size	Document Number	Rev
Custom		A00
<b>Enrico Caruso 14</b>		
Date: Wednesday, April 13, 2011	Sheet 15	of 105

(Blanking)

DN15ATI Whistler



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichin,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3

Document Number


**Enrico Caruso 14**

Rev

**A00**

Date: Wednesday, April 13, 2011


Sheet 16 of 105



DDI Port B Detect:(SDVO\_CTRL\_DATA)  
 1: Port B detected  
 0: Port B not detected

**Configuration Pin Mapping for DDI Ports (Sheet 1 of 2)**

PORT	DDI PCH Pin Names	SDVO Mapping	Display Port Mapping	HDMI/DVI Mapping
PORT-B	DDPB_0]P	SDVO_RED	DDPB_0]P	TMDSB_DATA2
	DDPB_0]N	SDVO_RED#	DDPB_0]N	TMDSB_DATA2#
	DDPB_1]P	SDVO_GREEN	DDPB_1]P	TMDSB_DATA1
	DDPB_1]N	SDVO_GREEN#	DDPB_1]N	TMDSB_DATA1#
	DDPB_2]P	SDVO_BLUE	DDPB_2]P	TMDSB_DATA0
	DDPB_2]N	SDVO_BLUE#	DDPB_2]N	TMDSB_DATA0#
	DDPB_3]P	SDVO_CLK	DDPB_3]P	TMDSB_CLK
	DDPB_3]N	SDVO_CLK#	DDPB_3]N	TMDSB_CLK#
	DDPB_AUXP	NA	DDPB_AUXP	NA
	DDPB_AUXN	NA	DDPB_AUXN	NA
	DDPB_HPDP	NA	DDPB_HPDP	HDMIB_HPDP
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMIB_CTRLCLK
SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMIB_CTRLDATA	



Notes:  
 1K 0.5% 0402.  
 CHIP RES 1K D 1/16W 0402

<Core Design>

**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichin,  
 Taipei Hsien 221, Taiwan, R.O.C.



Title: **PCH (LVDS/CRT/DDI)**

Size A3 Document Number **Enrico Caruso 14** Rev **A00**


Date: Wednesday, April 13, 2011 Sheet 17 of 105

# SSID = PCH








## 12/2 Net swap for layout



A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default



BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI (Default)



USB Ext. port 1 (HS)  
External debug port use on Huron river platform

## USB Table

Pair	Device
0	X
1	USB Ext. port 2 (MB)
2	X
3	X
4	X
5	CARD READER
6	X
7	X
8	USB Ext. port 3
9	USB Ext. port 1
10	X
11	Mini Card1 (WLAN+BT)
12	CAMERA
13	X

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC8#	Port 8, Port 9
OC1#	Port 2, Port 3	OC9#	Port 10, Port 11
OC2#	Port 4, Port 5	OC10#	Port 12, Port 13
OC3#	Port 6, Port 7	OC11#	Not Used







<Core Design>



Title		
<b>PCH (PCI/USB/NVRAM)</b>		
Size A3	Document Number	Rev
	<b>Enrico Caruso 14</b>	<b>A00</b>
Date: Wednesday, April 13, 2011	Sheet 18	of 105



# SSID = PCH








11/1 Add EC2002~EC2007 for EMI request




P/N: ND27V

Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3  
Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2  
if more than 2 PCI clocks & PCI loopback are routed



11/29 change X2001 to 82.30020.D41  
X01-0217 change C2008, C2007 to 15pF



UMA\_DISCRETE#  
UMA : 1 1  
DIS : 0 1  
SG (PX) : 0 0  
Optimus (Muxless) : 1 0

11/18 Del VGA 27M and change to TP2007


<Core Design>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.






File: **PCH (PCI-E/SMBUS/CLOCK/CL)**

Size A3	Document Number	Rev A00
Enrico Caruso 14		105
Date: Wednesday, April 13, 2011	Sheet 20	of 105





SSID = PCH




X01-0208 Add RN2101, R2127 for LPC EA result  
 X01-0210 change RN2101 to RN2104 RN2105



Notes:  
 ME\_UNLOCK (HDA\_SDO) connect to EC.  
 Make sure EC drive this pin "low" all the time.



11/17 change R2111 from 33ohm to 0ohm and change to ER2111  
 HDA\_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA\_SYNC from the Audio Codec device until after the Strap sampling is complete.



12/6 Separate RN2103 to R2125 and R2126

11/11 Remove RN2104 and FP\_DET#

**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCH (SPI/RTC/LPC/SATA/IHDA)**

Size A3 Document Number **Enrico Caruso 14** Rev **A00**

Date: Wednesday, April 13, 2011 Sheet 21 of 105


**SSID = PCH**

Note:  
For PCH debug with XDP, need to DUMMY R2218




GPIO27 has a weak [20K] internal pull up.  
To enable on-die PLL Voltage regulator,  
should not place external pull down.

11/11 Remove R2220 for GPIO48 set to GPO



11/11 Remove DBC EN  
X01-0211 swap DGPU\_HPD\_INTR#, EC\_SMI# for layout.

12/1 Add R2224 pull high  
11/15 Remove Rn2204



11/ 17 Dummy R2201 because GPIO15 internal PH

X02-0303 change 0R to short pad


56 SATA\_ODD\_PRSN# >>> R2218 0R0402-PAD PCH\_GPIO16 UJ2

86.92.93 DGPU\_PWROK >>> DGPU\_PWROK D40

TPAD14-GP TP2210 1 PCH\_GPIO22 T5

TPAD14-GP TP2212 1 PCH\_GPIO24 E8

TPAD14-GP TP2203 1 PCH\_GPIO27 E16



TS Signal Disable Guideline:  
TS\_VSS1, TS\_VSS2, TS\_VSS3 and TS\_VSS4  
should not float on the motherboard. They should  
be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT]
	LOW (R2211) - ENABLED

GPIO8 has a weak [20K] internal pull up.  
Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

PLL ON DIE VR ENABLE

NOTE: This signal has a weak internal pull-up 20K  
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT  
DISABLED -- LOW (R2212 STUFFED)



<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (GPIO/CPU)**


Size A3 Document Number: **Enrico Caruso 14** Rev: **A00**

Date: Wednesday, April 13, 2011 Sheet 22 of 105


SSID = PCH 6A

11/ 17 Add R2301 but dummy it and change L2301 source to 3D3V\_DAC\_S0


Voltage Rail	Voltage	Iccmax
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC3	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.1	0.042
VccIO3	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW3_3	3.3	0.002
VccDFTERM	1.8	0.19
VccRTC	3.3	6u
VccSus3_3	3.3	0.097
VccSusHDA	3.3	0.01
VccVRM	1.5	0.16
VccClkDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS3	1.8	0.06



VCCVRM (Internal PLL and VRMs):  
A.1.5V for Mobile  
B.1.8 V for Desktop



11/3 Add LDO for CRT DAC power  
11/ 17change U2301 Vout power rail and stuff the circuit



<Core Design>


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (POWER1)**

Size: A3 | Document Number: **Enrico Caruso 14** | Rev: **A00**

Date: Wednesday, April 13, 2011 | Sheet: 23 of 105

SSID = PCH



Voltage Rail	Voltage	Iccmax
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC3	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.1	0.042
VccIO3	1.05	2.925
VccSPI	3.3	0.02
VccDSW3_3	3.3	0.002
VccDFTERM	1.8	0.19
VccRTC	3.3	6u
VccSus3_3	3.3	0.097
VccSusHDA	3.3	0.01
VccVRM	1.5	0.16
VccClkDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS3	1.8	0.06

11/ 17 Change R2409 from close gap to 0ohm  
 <Core Design>


**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (POWER2)**


Size A3	Document Number	Rev
	<b>Enrico Caruso 14</b>	<b>A00</b>

Date: Wednesday, April 13, 2011 Sheet 24 of 105

SSID = PCH



COUGAR-GP-U2-NF P/N: ND27V



COUGAR-GP-U2-NF P/N: ND27V

DN15ATI Whistler

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichin,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (VSS)**

Size A3	Document Number	Rev
	<b>Enrico Caruso 14</b>	<b>A00</b>

Date: Wednesday, April 13, 2011 Sheet 25 of 105


(Blanking)

DN15ATI Whistler




Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14</b>	A00
Date: Wednesday, April 13, 2011	Sheet 26 of 105	


# SSID = KBC



11/16 Add R2728 R2729 for SERIES\_ID



11/22 add RTC\_AUX\_55 to KBC GPIO72  
X01-0127 Del R2755 to follow standard 10mW circuit




11/1 Add R2777, C2777 for EMI




11/17 add R2774 pull high for LID\_CLOSE#



## ROSA Multi GPIO setting




17\_L\_BKLT\_EN <<< R2761 2 PANEL\_BLEN



11/17 change R2724 to meet X01 PCB ver  
X01-0210 change R2744 to meet X02 PCB ver  
X02-0314 change R2724 to meet X02 PCB ver  
Reserved 0.1uF on all of ADC input pins  
base on NUVOTON feedback list. (C2717-C2721)  
A00-0413 change R2724 to 47K for PCB ver



A00-0328 change R2735 to 10R and C2711 to 220p  
11/19 add TP2701 for KBC\_GPIO10  
Follow DQ15 change PCIE\_RST# to AD\_IA\_HW2



X02-0309 change 0R to short pad  
NOTE: Locate resistors R2736, R2719 and R2722 close to the NPCE795P  
NOTE: Connect GND and AGND planes via either 0R resistor or one point layout connection.



PSL SOLUTION 10mW SOLUTION



11/17 DY R2734 and stuff R2756 to keep KBC data




40 PWR\_CHG\_A0K >>> R8809 2 AC\_OK 1 R2768 2 PSL\_IN1 AC\_IN# KBC 1 R2784 2 PSL\_IN1



X01-0208 dummy R2769



PSL\_OUT




PCB VERSION AD(PIN#) PULL-LOW RESISTOR PULL-HIGH RESISTOR VOLTAGE

PCB VERSION AD(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
X00	100.0K	10.0K	3.0V
X01	100.0K	20.0K	2.75V
X02	100.0K	33.0K	2.48V
A00	100.0K	47.0K	2.24V
Reserved	100.0K	64.9K	2.0V
Reserved	100.0K	76.8K	1.87V
Reserved	100.0K	100.0K	1.65V
Reserved	100.0K	143.0K	1.358V
Reserved	100.0K	174.0K	1.204V
Reserved	100.0K	215.0K	1.048V

NOTES: The NPCE795P GPIO/PWM outputs that are connected to LEDs have high drive buffers (20mA) and are connected directly to the LEDs.

11/22 change WLAN LED control to KBC



11/22 add R2776 and dummy R2732, Q2702



NOTE: Lastest resistors R2736, R2719 and R2722 close to the NPCE795P



NOTE: Connect GND and AGND planes via either 0R resistor or one point layout connection.



12/10 Add R2762 and dummy R2732, Q2702



28.38 PURE\_HW\_SHUTDOWN# >>>



11/22 swap net for layout



12/22 swap net for layout



12/6 swap net for layout



12/6 swap net for layout



12/6 swap net for layout



NOTES: Please make sure there's no pull-down resistor on USB\_PWR\_EN#, AC\_PRESENT, ES1\_TXD.


11/2 Add MODEL\_ID\_DET pin for Vostro & Inspiron select



11/16 Add R2776 for avoid kbc code error



11/17 DY D2705 to meet DN13 result



11/17 DY D2705 to meet DN13 result



11/17 DY D2705 to meet DN13 result



11/17 DY D2705 to meet DN13 result



11/17 DY D2705 to meet DN13 result



11/17 DY D2705 to meet DN13 result



11/17 DY D2705 to meet DN13 result



11/17 DY D2705 to meet DN13 result



11/17 DY D2705 to meet DN13 result



11/17 DY D2705 to meet DN13 result




11/17 DY D2705 to meet DN13 result



11/17 DY D2705 to meet DN13 result

MODEL_ID_DET(GPIO#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
Reserved	100.0K	10.0K(64.10025.GDL)	3.0V
Reserved	100.0K	20.0K(64.20025.GDL)	2.75V
Reserved	100.0K	33.0K	2.48V
Reserved	100.0K	47.0K(64.47025.GDL)	2.24V
Reserved	100.0K	64.9K(64.64925.GDL)	2.0V
Reserved	100.0K	76.8K(64.76825.GDL)	1.87V
Reserved	100.0K	100.0K(64.10035.GDL)	1.65V
Reserved	100.0K	143.0K(64.14335.L0L)	1.358V
Reserved	100.0K	174.0K(64.17435.GDL)	1.204V
Reserved	100.0K	215.0K(64.21535.GDL)	1.048V

Notes: The total SPI interface signal between EC and PCH can't not exceed 6500mil. The mismatch between SPI signal must be within 500mil



11/16 Add R2776 for avoid kbc code error



11/17 DY D2705 to meet DN13 result




11/17 DY D2705 to meet DN13 result



11/17 DY D2705 to meet DN13 result



11/17 DY D2705 to meet DN13 result



11/17 DY D2705 to meet DN13 result



11/17 DY D2705 to meet DN13 result



11/17 DY D2705 to meet DN13 result



11/17 DY D2705 to meet DN13 result



11/17 DY D2705 to meet DN13 result



11/17 DY D2705 to meet DN13 result



11/17 DY D2705 to meet DN13 result



11/17 DY D2705 to meet DN13 result

Core Design  
**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsinchu 301, Taiwan, R.O.C.  
**KBC Nuvoton NPCE795**  
 Document Number  
**Enrico Caruso 14**  
 Rev A00  
 Date: Wednesday, April 13, 2011 Sheet 27 of 106

# SSID = Thermal


## Thermal sensor P2800

## Fan controller P2793

Option 1: OTZ=95°C → ADJ=3.3V


Option 2: OTZ=85°C → ADJ=Floating

Option 3: OTZ=90°C → ADJ=GND




12/14 dummy R2803, R2804 and C2805

	Pin-1	Definition
P2793A	/FON	Low(<0.4V): VOUT =Vin and the fan is fully-on High(>1.6V): VOUT=1.6*VSET This pin is internal Pull-High with ~500K ohm
P2793B	EN	Low (<0.4): IC is shutdown. High(>1.6V): VOUT=1.6*VSET This pin is internal Pull-High with ~500K ohm




For linear FAN  
G991P11U-GP  
74.00991.031  
2nd = 74.02793.A31


Layout notice :  
Both DXN and DXP routing 10 mil  
trace width and 10 mil spacing.



2. System Sensor, Put on palm rest




$$R(K) = 0.0012 * T^2 - 0.9308T + 96.147$$



12/13 change P2800 to ver B



## VGA Thermal sensor P2800



Layout notice :  
Both DXN and DXP routing 10 mil  
trace width and 10 mil spacing.

X02-0311 Add R2816& R2817 to  
option VGA\_THRM  
and DY the circuit

11/18 remove R2817, R2818, C2816  
and NC U2804 OTZ pin



<Core Design>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thermal P2800/Fan Controller P2793**

Size A3 Document Number **Enrico Caruso 14** Rev **A00**

Date: Wednesday, April 13, 2011 Sheet 28 of 105




(Blanking)

DN15ATI Whistler



Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14</b>	A00
Date: Wednesday, April 13, 2011	Sheet 30 of 105	1

# LAN CHIP



11/18 change L3101 to slime type

60 mils

40 mils


X02-0303 change 0R to short pad

X02-0311 add circuit to prevent leakage.  
X02-0314 SWAP net


11/19 add R3131 for KBC code test

A00-0320  
Change R3118 for LOM power sequence




X01-0211 add C3122 for soft-sart



11/29 change X3101 to 82.30020.D41  
X01-0217 change C3102, C3103 to 15pF



11/2 change LAN\_REQ# circuit to prevent leakage.  
X02-0302 Dummy PCIE\_CLK LAN\_REQ# circuit



DN15ATI Whistler


**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Reserved**

Size A3	Document Number	Rev
	<b>Enrico Caruso 14</b>	<b>A00</b>


Date: Wednesday, April 13, 2011 Sheet 31 of 105

SSID = SDIO




11/ 17 dummy C3204 and C3209


Close to chip



11/1 Add R3210, C3210 for EMI



Close U3201



X02-0311 stuff TR3201 and change symbol to 68.00201.141  
 A00-0324 change TR6102 to TR3201  
 A00-0406 remove R3206, R3207 PAD

11/22 vendor recommend

<Core Design>

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Card Reader-RTS5138**

Size: A3	Document Number: <b>Enrico Caruso 14</b>	Rev: <b>A00</b>
Date: Wednesday, April 13, 2011	Sheet: 32 of 105	

(Blanking)

DN15ATI Whistler



Title		
<b>Reserved</b>		
Size A3	Document Number <b>Enrico Caruso 14</b>	Rev A00
Date: Wednesday, April 13, 2011	Sheet 33 of 105	

(Blanking)

DN15ATI Whistler



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichin,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3

Document Number

**Enrico Caruso 14**

Rev

**A00**

Date: Wednesday, April 13, 2011

Sheet 34 of 105

(Blanking)



DN15ATI Whistler




Title		<b>Reserved</b>	
Size	Document Number	Date	Rev
A3	<b>Enrico Caruso 14</b>	Wednesday, April 13, 2011	A00
Sheet 35 of 105			

**SSID = Reset.Suspend**

20101206 X02:  
Add Q3603 for RTC power sequence.



## ROSA Run Power



<Core Design>


**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **Power Plane Enable**



Size A3 Document Number **Enrico Caruso 14** Rev **A00**

Date: Wednesday, April 13, 2011 Sheet 36 of 105


**Close to CPU  
S3 Power Reduction Circuit Processor VREF\_DQ Implementation**




**Close to DIMM  
S3 Power Reduction Circuit SM\_DRAMPWROK**



**Close to CPU  
S3 Power Reduction Circuit SM\_DRAMPWROK**



**Close to CPU  
S3 Power Reduction Circuit SM\_DRAMPWROK**



SM\_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ \* 0.55 200mV and the edge must be monotonic

<Core Design>


**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title: **S3 Reduction Circuit**



Size A3	Document Number	Rev
	<b>Enrico Caruso 14</b>	<b>A00</b>
Date: Wednesday, April 13, 2011	Sheet 37	of 105

SSID = PWR.Support

# DCin CONN



Modify 0923  
 X02-0314 Del short pad PAD1 to prevent system burn.




X02-0309 Change AFTP to follow DV14 AMD  
 11/25  
 12/2 change PD3801 to 83.P6SBM.DAG(CHENMKO)

When PQ3801 is stuffed, the PR3806 need change to 2.2K 1% resistor

This cap should be used only as last resort for EMI suppression.

X01-0217 change PU3801 to 84.04407.G37



Id = -10A  
 Qg = -22nC  
 Rdson = 14~30mohm

<Core Design>


**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DCIN Jack**


Size A3	Document Number	Rev
	<b>Enrico Caruso 14</b>	<b>A00</b>
Date: Wednesday, April 13, 2011	Sheet 38 of	105

**SSID = PWR.Support**

# Batt Connector



For actual location, need to be swap all pin



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **BATT CONN**

Size: A3	Document Number: <b>Enrico Caruso 14</b>	Rev: <b>A00</b>
Date: Wednesday, April 13, 2011	Sheet 39 of 105	



# SSID = PWR.Plane.Regulator\_3p3v5v



I/P cap: 10U 25V K0805 X5R/ 78.10622.51L  
 Inductor: 2.2U PCMC063T-2R2MN Cynotec 18mohm/20mohm Isat =10Arms 68.2R210.20B  
 O/P cap: 330U6.3V M6.3\*5.7 15mOhm 3.16Arms Matsuki/77.53371.04L  
 H/S: S18412DN / 24mohm/30mOhm@4.5Vgs/ 84.00412.037  
 L/S: S17716ADN / 13.5mohm/16.5mOhm@4.5Vgs/ 84.07716.037

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L  
 Inductor: 1.50UH PCMC104T-1R5 Cynotec 3.8mohm/4.2mohm Isat =33Arms 68.1R510.10J  
 O/P cap: 220U 6.3V PEI1V0J22M 25mOhm 2.236Arms NEC TORIN/77.C2271.00L  
 H/S, L/S: FDM53604S / 7.5mohm/9.8mOhm@4.5Vgs, 2.6mohm/3.2mohm@4.5Vgs/ 84.03604.037

SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only


EN0	Open	820k to GND	GND
Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit

PR4112:


TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz

PR4125:

TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3	365kHz	460kHz
VREG5	365kHz	460kHz



# SSID = CPU.Regulator



Delete PR4212 Pull-up 200 R of ALL\_SYS\_PWRGD

12/17 change PR4246 to 475K(1%) as DN13

DELETE 11/8

<Core Design>


**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichin,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **VT1316+1314 CPU CORE(1/3)**

Size A3	Document Number	Rev
	<b>Enrico Caruso 14</b>	<b>A00</b>

Date: Wednesday, April 13, 2011 Sheet 42 of 105

X01-0217 change PR4202, PR4213, PR4230  
PR4247 to 7.5K(F)



<Core Design>


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **VT1316+1314 CPU CORE(2/3)**

Size: A3	Document Number: <b>Enrico Caruso 14</b>	Rev: <b>A00</b>
----------	--	-----------------

Date: Wednesday, April 13, 2011 Sheet 43 of 105

X01-0217 change PR4402& PR4406 to 4.12K(F)




<Core Design>



Title			VT1316+1317 AXG CORE(3/3)		
Size	Document Number				Rev
A3	Enrico Caruso 14				A00
Date:	Wednesday, April 13, 2011	Sheet	44	of	105

# TPS51218 for 1D05V



84.00172.037  
BSZ115N03MSC  
Id=20A, Qg=9.8nC,  
Rdson=8.9 mohm

84.00460.037  
SiR460DP-T1-GE3  
Id=40A, Qg=16.8nC,  
Rdson=4.7-6.1 mohm

Design Current = 14.375A  
22.6A < OCP < 26.7A

$$V_{out} = 0.704V * (R1 + R2) / R2$$

- I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
- Inductor: 1.50UH PCMC104T Cynotec 3.8mohm/4.2mohm Isat =33Arms 68.1R510.10J
- O/P cap: 330U2V EEFSX0D331ER 9mOhm 3Arms Panasonic/79.33719.L01
- H/S: SiR172DP / 10.3mohm/12.4mOhm@4.5Vgs/ 84.00172.037
- L/S: SiR460DP / 0.49mohm/0.61mOhm@4.5Vgs/ 84.00460.037

<Core Design>


**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51218 +1.05V VTT**

Size A3	Document Number	Rev
	<b>Enrico Caruso 14</b>	<b>A00</b>

Date: Wednesday, April 13, 2011 Sheet 45 of 105

SSID = PWR.Plane.Regulator\_1p5v0p75v



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

MODE	PR4608	Frequency	Discharge Mode
11/10	200k ohm	400kHz	Tracking Discharge
	100k ohm	300kHz	
	68k ohm	300kHz	Non-tracking Discharge
	47k ohm	400kHz	

I/P cap:10U 25V K0805 X5R/ 78.10622.51L  
 Inductor: 0.68UH PCMC104T-R68MN Cynotec 2.4mohm/2.7mohm Isat =39Arms 68.R6810.20G  
 O/P cap: 220U2V EEFXC0D221R 15mOhm 2.7Arm/Panasonic/79.22719.20L  
 H/S,L/S: FDMS3604S / 7.5mohm/9.8mOhm@4.5Vgs, 2.6mohm/3.2mOhm@4.5Vgs/ 84.03604.037

<Core Design>

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51216 +1.5V SUS**


Size A3	Document Number	Rev
	<b>Enrico Caruso 14</b>	<b>A00</b>

Date: Wednesday, April 13, 2011 Sheet 46 of 105



**SSID = PWR.Plane.Regulator\_1p8v**

**APW7153B for 1D8V\_S0 DIS**

**+1.8V\_RUN**  
Design current = 1.015A




$$V_o = 0.8 * (1 + (R1/R2))$$



**APL5930 for 1D8V\_S0 UMA**

$$V_{out} = 0.8V * (R1 + R2) / R2$$




I/P cap: 4.7U 25V K0805 X5R/ 78.47522.51L  
 O/P cap: 22U 25V M0805 X5R/ 78.22610.51L  
 Inductor: 1.5U PCMC063T Cynotec 14mohm/15mohm Isat =18Arms 68.1R510.10K

<Core Design>

<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.		
Title: <b>APW7153B +1.8V RUN</b>		
Size: A3	Document Number: <b>Enrico Caruso 14</b>	Rev: <b>A00</b>
Date: Wednesday, April 13, 2011	Sheet: 47 of 105	

# APL5916 for VCCSA



42 D85V\_PWRGD <<<  
 37.4 1.05VTT\_PWRGD >>>  
 11/18  
 X01-0209 dummy PC4809 for BBU result


$$V_{out} = 0.8 * (1 + R1/R2)$$

Iomax=6A  
 OCP>9A  
 VCCSA=0.9V



JV10-CS

<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>APL5916_VCCSA</b>	
Size	Document Number
<b>Enrico Caruso 14</b>	
Date: Wednesday, April 13, 2011	Sheet 48 of 105


# SSID = VIDEO



X02-0309 change AFTP to follow DV14 AMD





11/17 move RN1703 from P17 to P49 and change part reference



12/22 swap net for layout


Close to LVDS connector



For EMI request

# SSID = Inverter


## INVERTER POWER



# SSID = VIDEO

## LCD POWER

11/15 change LCDVDD source from S0 to S5



12/9 BOM merge





<Core Design>

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
<b>LCD Connector</b>					
Title	Document Number				Rev
Size	A3				A00
Date: Wednesday, April 13, 2011			Sheet 49 of 105		
<b>Enrico Caruso 14</b>					

# SSID = VIDEO


11/ 17 Add RN5012 for SMBus pull high  
 X01: change RN5012 from 0R to 2.2KR

11/3 Add RN5010 for CRT SMBus  
 X02-0303 change 0R to short pad





AFTP501	1	5V CRT S0
AFTP502	1	DDC DATA CON
AFTP503	1	DDC CLK CON
AFTP504	1	CRT R
AFTP505	1	CRT G
AFTP506	1	CRT B
AFTP507	1	JVGVA HS
AFTP508	1	JVGVA VS

11/29 change CRT1 to 20.20927.015




## 5V Tolerance




## Layout Note:

- \*Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- \* RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.






11/18 change Fuse for CRT and HDMI share



11/15 remove F5501 base on brazos result.  
 11/ 17 Remove R5001



## Hsync & Vsync level shift



CLOSE TO TRANSFORMER

X01-0208 change R5002, R5003 to 33R

DN15ATI Whistler

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsein 221, Taiwan, R.O.C.

Title: **CRT Connector**

Size A3 Document Number: **Enrico Caruso 14** Rev: **A00**

Date: Wednesday, April 13, 2011 Sheet 50 of 105


SSID = VIDEO

# HDMI Level Shifter & CONNECTOR


## HDMI CONN



A00-0407 remove TR5101, TR5102, TR5103, TR5104 PAD and remove 0R PAD.



11/19 change net Q5103\_G to 5V\_S0




11/18 change Fuse for CRT and HDMI share

X02-0309 Del AFTP test point to follow DV14 AMD

12/9 BOM merge  
12/23 BOM merge

### HDMI DISCRETE/ UMA Co-lay




66.68136.08L=>680ohm for UMA  
66.47136.A8L=>470ohm for GPU

11/18 change RN5117 BOM control property to HDMI

17 PCH\_HDMI\_CLK <<< RN5117 3  
17 PCH\_HDMI\_DATA <<< 0R4P2R-PAD 4  
X02-0303 change 0R to short pad

11/16 Del RN5112~5115 for no need to reserve for VGA



12/1 Modify 5V\_HDMI to 5V\_CRT\_S0\_R

### Routing Guidelines:

CTRLDATA must be routed longer than CTRLCLK within 1000 mils (25.4 mm).  
The total delay on CTRLDATA should be longer than CTRLCLK.

<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDMI Level Shifter/Connector**

Size A3	Document Number	Rev
Date: Wednesday, April 13, 2011	<b>Enrico Caruso 14</b>	<b>A00</b>
Sheet 51	of 105	

(Blanking)

DN15ATI Whistler



Title		<b>Reserved</b>	
Size	Document Number	Date	Rev
A3	<b>Enrico Caruso 14</b>	Wednesday, April 13, 2011	A00
Sheet 52 of 105		1	

(Blanking)

DN15ATI Whistler



Title		
<b>LVDS Switch</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14</b>	A00
Date: Wednesday, April 13, 2011	Sheet 53 of	105

(Blanking)

DN15ATI Whistler



Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14</b>	A00
Date: Wednesday, April 13, 2011	Sheet 54 of	105

SSID = User.Interface

(Blanking)

DN15ATI Whistler



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**ITP/Fan Connector**

Size  
A3

Document Number

**Enrico Caruso 14**

Rev

**A00**

Date: Wednesday, April 13, 2011


Sheet 55 of 105

SSID = SATA


# SATA HDD Connector

11/10 Change HDD1 CONN to 62.10065.031


12/22 Change HDD1 CONN to 62.10065.H71




Close to HDD1



# ODD Connector




12/21 ODD1 to 22.10300.201




When the drive is powered on, the FET to the MD/DA pin drive is OFF.  
When the drive is powered off, the FET to the MD/DA pin is ON

## SATA Zero Power ODD



Current limit  
Active High  
typ => 2A



A00-0408 Add R5606 to pull high 3.3V\_S0  
Change pull high to 3.3V\_S0

<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDD/ODD**

Size: A3 Document Number: **Enrico Caruso 14** Rev: **A00**

Date: Wednesday, April 13, 2011 Sheet: 56 of 105

SSID = ESATA

(Blanking)

<Core Design>


**DELL** **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **ESATA**

Size A3 Document Number **Enrico Caruso 14** Rev **A00**


Date: Wednesday, April 13, 2011 Sheet 57 of 105

# Speaker Connector



11/10 remove MIC1

11/26 reserve MIC2  
 12/7 change MIC2 to 20.F1050.002



DN15ATI Whistler

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **SPEAKER CONN**

Size: A3	Document Number: <b>Enrico Caruso 14</b>	Rev: <b>A00</b>
Date: Wednesday, April 13, 2011	Sheet 58 of 105	


SSID = LOM

# LAN Transformer

Giga Main: 68.IH601.301  
 Giga 2nd: 68.05009.30A  
 10/100 Main: 68.HH035.301  
 10/100 Main: 68.01284.30A






2nd = 68.89240.30B



X02-0311 Change GDT5901& GDT5902 to GD5901& GD5902


0722 : change to gas tube




12/6 change resistor package.

11/25 modify to CRC circuit and divided resistor as EMI suggest  
 11/29 Change C5911 to 78.1022S.22L

## RJ45



11/29 change RJ45 to 22.10277.D01









DN15ATI Whistler



Title <b>XFOM&amp;RJ45</b>		
Size A3	Document Number <b>Enrico Caruso 14</b>	Rev <b>A00</b>
Date: Wednesday, April 13, 2011	Sheet 59 of 105	



**SSID = USB**



DN15ATI Whistler

**DELL** Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **USB Power SW**

Size	Document Number	Rev
	<b>Enrico Caruso 14</b>	<b>A00</b>
Date: Wednesday, April 13, 2011	Sheet 61 of	105

(Blanking)

DN15ATI Whistler



Title		<b>Reserved</b>	
Size	Document Number	Date	Rev
A3	<b>Enrico Caruso 14</b>	Wednesday, April 13, 2011	A00
Sheet 62 of 105			

SSID = User.Interface

(Blanking)

DN15ATI Whistler



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Bluetooth**

Size  
A3

Document Number

**Enrico Caruso 14**

Rev

**A00**

Date: Wednesday, April 13, 2011

Sheet 63 of 105


(Blanking)

<Core Design>


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>RESERVED</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14</b>	<b>A00</b>
Date: Wednesday, April 13, 2011	Sheet 64	of 105

SSID = Wireless

# Mini Card Connector(802.11a/b/g)



12/22 swap nets for layout



11/10 Change WLAN1 to 62.10043.841

X02-0309 change AFTP to follow 14 AMD

11/18 add R65008 R6509 for E51\_TX,RX

11/23 add R6511 to connect BT\_ACT

11/18 change R6510 R6503 from 0603 to 0402

11/18 change R6507 to close gap  
 11/22 change WLAN LED control to KBC  
 11/26 Add CARD\_WLAN\_OUT#  
 and CARD\_WPAN\_OUT#

DN15ATI Whistler

**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichin,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **MINICARD(WLAN)/ITP CONN**

Size: A3	Document Number: <b>Enrico Caruso 14</b>	Rev: <b>A00</b>
Date: Wednesday, April 13, 2011	Sheet: 65 of 105	

(Blanking)

DN15ATI Whistler



Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14</b>	A00
Date: Wednesday, April 13, 2011	Sheet 66 of 105	1

(Blanking)



DN15ATI Whistler



Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14</b>	A00
Date: Wednesday, April 13, 2011	Sheet 67 of	105


**SSID = User.Interface**

**FRONT POWER LED**



**SATA HDD LED (White)**


Need change to LOW activated from KBC GPIO



12/3 Change LED part reference to follow standard

**Battery LED2 (WHITE\_LED)**


11/16 Del RN6801 to follow DV15 AMD




**Battery LED1 (AMBER\_LED)**

**Wireless LED**

A00-0328 change R6814 to 10KR



**Power button**



12/10 change PWRBT1 pin define  
12/21 change PWRBT1 to 20.K0464.004

<Core Design>


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LED Bard/Power Button**

Size: A3 | Document Number: **Enrico Caruso 14** | Rev: **A00**

Date: Wednesday, April 13, 2011 | Sheet: 68 of 105

**SSID = KBC**





11/26 change KB1 to 20.K0597.030  
 12/8 Change KB1 to 20.K0565.030

X02-0309 change AFTP to follow DV14 AMD



12/8 Add Cap LED control circuit


**CAP LED CONTROL**



**SSID = Touch.Pad**

X01-0216 Modify pin define error

**TouchPad Connector**



<Core Design>

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Key Board/Touch Pad**


Size A3	Document Number	Rev
	<b>Enrico Caruso 14</b>	<b>A00</b>
Date: Wednesday, April 13, 2011	Sheet 69	of 105

(Blanking)

DN15ATI Whistler



Title		
<b>Hall Sensor</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14</b>	<b>A00</b>
Date: Wednesday, April 13, 2011	Sheet 70 of	105



DN15ATI Whistler

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <p style="text-align: center;"><b>Debug connector</b></p>	
Size A3	Document Number	Rev A00	
Date: Wednesday, April 13, 2011		Sheet 71	of 105

(Blanking)

DN15ATI Whistler



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3

Document Number

**Enrico Caruso 14**

Rev

**A00**

Date: Wednesday, April 13, 2011

Sheet 72 of 105



(Blanking)

DN15ATI Whistler




Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14</b>	A00
Date: Wednesday, April 13, 2011	Sheet 73 of 105	1


**SSID = SDIO**



0810 Vendor Recommand



For EMI  
 11/18 Dummy EC7401, EC7403  
 11/20 vendor recommend to reserve 5P  
 X01-0216 stuff EC7401~EC7410 for EMI



<Core Design>



Title		
<b>SD/XD/MS/MMC Card CONN</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14</b>	<b>A00</b>
Date:	Wednesday, April 13, 2011	Sheet 74 of 105

SSID = ExpressCard

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Express Card</b>			
Size A3	Document Number		Rev A00
Date: Wednesday, April 13, 2011		Sheet 75	of 105

(Blanking)

DN15ATI Whistler



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichin,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3

Document Number

**Enrico Caruso 14**

Rev

**A00**

Date: Wednesday, April 13, 2011

Sheet 76 of 105

(Blanking)

DN15ATI Whistler



Title		
<b>Reserved</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14</b>	A00
Date: Wednesday, April 13, 2011	Sheet 77 of 105	1

(Blanking)

DN15ATI Whistler



Title **Reserved**

Size A3 Document Number **Enrico Caruso 14** Rev A00

Date: Wednesday, April 13, 2011 Sheet 78 of 105

SSID = User.Interface

(Blanking)

DN15ATI Whistler

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>Free Fall Sensor</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14</b>	<b>A00</b>
Date: Wednesday, April 13, 2011	Sheet 79	of 105

(Blanking)

DN15ATI Whistler



Title		<b>Reserved</b>	
Size	Document Number	Date	Rev
A3	<b>Enrico Caruso 14</b>	Wednesday, April 13, 2011	A00
Sheet 80 of 105			


(Blanking)

DN15ATI Whistler




Title		<b>Reserved</b>	
Size	Document Number	Date	Rev
A3	<b>Enrico Caruso 14</b>	Wednesday, April 13, 2011	A00
Sheet 81 of 105			

11/1 Stuff TR8201, TR8202 for EMI




A00-0406 remove R8201, R8202, R8203, R8204 pad  
 A00-0320 Change TR8201, TR8202 to 120ohm.  
 A00-0408 Swap net for layout


12/6 swap net for layout



11/1 Add EC2901~EC2904 for EMI request



IOBD1 is for USB board




11/10 modify B2B CONN and pin define

X01-0214 add AFTP8201~8210

X02-0309 Del AFTP8201~8210

IOBD2 is for Audio board



X02-0309 Del AFTP8201~8210

12/10 Change pin defien for audio board routing smooth.


12/14 Change IOBD2 to 20.K0429.016 and change pin define.

<Core Design>





Title			<b>IO Board Connector</b>		
Size	Document Number	Rev			
A3	<b>Enrico Caruso 14</b>				<b>A00</b>
Date:	Wednesday, April 13, 2011	Sheet	82	of	105

**SSID = VIDEO**



CONFIGURATION STRAPS			RECOMMENDED SETTINGS	
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			0= DO NOT INSTALL RESISTOR 1= INSTALL 3K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE	
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X	1
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled	X	1
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCIe device as 2.5GT/s capable at power on. 1:Advertises the PCIe device as 5.0GT/s capable at power on.	0	0
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.	?	0
GPIO8_ROMSO	GPIO8	RESERVED	0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller	0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size	X X X	0 0 1 (2.56MB)
GPIO21_BB_EN	GPIO21	RESERVED	0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device	X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.	X	0
RSVD	H2SYNC	RESERVED	0	0
RSVD	GENERICC	RESERVED	0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI	X	1
AUD[0]	VSXNC		X	1




**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU PCIe/STRAPPING(1/5)**

Size A3 Document Number **Enrico Caruso 14** Rev **A00**


Date: Wednesday, April 13, 2011 Sheet 83 of 105

PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC



DDR3/GDDR3 Memory Stuff Option (ROBSON-S3/SEYMOUR-XT-S3)


	DDR5	DDR3
MVDDQ	1.5V	1.5V/1.8V
Ra	40.2R	40.2R
Rb	100R	100R




\*\* This basic topology should be used for DRAM\_RST for DDR3/GDDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM Load and will have to be calculated for different Memory, DRAM Load and board to pass Reset Signal Spec.

Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except R\_MEM\_2

Designator	For SEYMOUR	For Robson
R_MEM_1	10R	10R
R_MEM_2	50R	50R
R_MEM_3	5K	5K
C_MEM	120pF	120pF



P/N: FJJPJ



For normal GPU operation, these signals can be left floating (do not populate the capacitors and resistors).


2010/07/06  
Schematics check list:  
A pull-down resistor is required.














MEMORY ID Table	
DVPDATA[3:0]	Description
0000	DDR3 SAMSUNG-K4W1G1646G-BC11 (900MHz) 64M*16
0001	DDR3 Hynix-H5TQ1G63DFR-11C (900MHz) 64M*16
0010	DDR3 SAMSUNG K4W2G1646C-HC11 (900MHz) 128M*16
0011	DDR3 Hynix-H5TQ2G63BFR-11C (900MHz) 128M*16

**SSID = VIDEO**



For Seymour,  
DPC\_PVDD is DPC\_VDD18 2010/06/11  
DPC\_VSSS and all DPC\_VSSR are DP\_VSSR



**MEM\_ID Control**



**LVDS Interface**




<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

Rev: A00  
Date: Wednesday, April 13, 2011

SSID = VIDEO

12/28 Yellow mark for OPI change




P/N: FJPP

2010/06/17\_1


Rds(on) = low  
VGS=0.7-1.5V

AO4468 MAX 3.1A  
Rds(on) = 101-155mohm  
VGS+/-12V



X02-0302 Add R8605, R8609 PU 5V For lower Rds(on)


X01: modify to DGPU\_PWROK



12/16 dummy U8605 and stuff R8601 to follow standard schematic.

2010/07/08

1D5V\_VGA\_PWOK



Non-BACO= HIGH  
BACO = LOW

	PX_EN	8209A_EN/DEM_VGA	1D5V_VGA_PWOK_R	PX_EN#	PX_EN##
Non-BACO	0	1	1	0	1
BACO	1	0	0	1	0

PX\_EN# = High, BIF\_VDDC = 1V\_VGA\_S0  
PX\_EN## = High, BIF\_VDDC = VGA\_CORE

<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU POWER(4/5)**


Size: A2 Document Number: Rev: A00

Author: Enrico Caruso 14




Date: Wednesday, April 13, 2011 Sheet: 80 of 100



**SSID = VIDEO**



X01-0211 change VRAM symbol for layout (larger package)



DN15ATI Whistler

**DELL** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM1,2 (1/4)**

Size: Custom Document Number: **Enrico Caruso 14** Rev: **A00**

Date: Wednesday, April 13, 2011 Sheet 88 of 105


SSID = VIDEO

Simulation 10/07



Simulation 10/07

12/28 Yellow mark for OPI change

12/28 Yellow mark for OPI change



X01-0211 change VRAM symbol for layout (larger package)



DN15ATI Whistler

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM3,4 (2/4)**

Size: Custom | Document Number: **Enrico Caruso 14** | Rev: **A00**

Date: Wednesday, April 13, 2011 | Sheet: 89 of 105

(Blanking)

DN15ATI Whistler


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>GPU-VRAM5,6 (3/4)</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14</b>	<b>A00</b>
Date: Wednesday, April 13, 2011	Sheet 90	of 105

(Blanking)


DN15ATI Whistler



Title		
<b>GPU-VRAM7,8 (4/4)</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14</b>	<b>A00</b>
Date:	Wednesday, April 13, 2011	Sheet 91 of 105



X01-0217 PR9205 to 10K (F)  
12/17 change PR9208 to 5% for meet standard schematic.



**RT8208B for Seymour-XT**

PWRCNTL_1	PWRCNTL_0	VGA_CORE_PWR
L	L	1.05V
L	H	1.0V
H	H	0.9V

**RT8208B for Robson-XT**

PWRCNTL_1	PWRCNTL_0	VGA_CORE_PWR
L	L	1.12V
H	L	0.95V
H	H	0.9V

For Robson:  
PR9218=10K  
PR9213=49.9K  
PR9211=150K  
PR9210=44.2K

$$V_{out} = 0.75V * (R1+R2) / R2$$


Design Current = 13.6A  
21.3A<OCP< 25.3A

X01-0217 change PT9202 -->79.33719.20L  
PT9203 -->79.33719.L01


I/P cap: 10U 25V K0805 X5R/ 78.10622.51L  
Inductor: 0.68UH PCB063T-R60MS Cyntec 4.8mohm/5.3mohm Isat =17Arms 68.R6810.20J  
O/P cap: 33002V EEFX0D331R 15mOhm 2.7Arms Panasonic/79.33719.20D  
H/S: S1R172DP / 10.3mohm/12.4mOhm@4.5Vgs/ 84.00172.037  
L/S: S1R460DP / 0.49mohm/0.61mOhm@4.5Vgs/ 84.00460.037

### 3D3V\_S0 to 3D3V\_VGA\_S0 Transfer

Change DUMMY Reference Name to PX\_BACO






cGPU mode	DGPU_PWR_EN#
IGPU	L
IGPU	H
IGPU with BACO	L



11/18 Merge PQ9803 PQ9804 to PQ9312

### 1D8V\_VGA\_S0

AO4468, SO-8  
Id=?7A, Qg=9-12nC  
Rdson=17.4-22m ohm





### 1D5V\_VGA\_S0

change low Rds(on) MOSFET

AO4468, SO-8  
Id=?A, Qg=9-12nC  
Rdson=17.4-22m ohm

1D5V\_S3 to 1D5V\_VGA\_S0 trace need increase to avoid 1D5V\_VGA\_S0 DROP Voltage.

Park Madison Does Not Support BACO, So follow Old Sequence  
Seymour Whistler Robson Support BACO, So Change Sequence



11/18 Add PR9327 for 8209A\_EN/DEM\_VGA turn on 1D5V\_VGA\_S0 power.

### G9731 for 1V\_VGA\_S0



Park Madison Does Not Support BACO, So follow Old Sequence  
Seymour Whistler Robson Support BACO, So Change Sequence

1V\_VGA\_S0  
Design current = 2.445A

$$V_{out} = 0.8V * (R1+R2) / R2 = 1.0036V$$

3D3V\_VGA\_S0 should ramp-up before 1V\_VGA\_S0  
VGA\_Core should ramp-up before 1V\_VGA\_S0  
1V\_VGA\_S0 should ramp-up before 1D8V\_VGA\_S0

so 1V\_VGA\_S0 EN have to fine tune RC delay after VGA\_Core



<Core Design>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Yu Wu Rd, Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

**DISCRETE VGA POWER**

Title	Document Number	Rev
A2	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011	Sheet	93 of 106

(Blanking)

DN15ATI Whistler

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>LVDS Switch</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14</b>	<b>A00</b>
Date: Wednesday, April 13, 2011	Sheet 94 of	105

(Blanking)

DN15ATI Whistler

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>CRT Switch</b>			
Size	Document Number	Rev	
A3	<b>Enrico Caruso 14</b>	A00	
Date: Wednesday, April 13, 2011	Sheet 95	of	105


SSID = SDIO

(Blanking)

DN15ATI Whistler



Title		
<b>TOUCH PANEL</b>		
Size	Document Number	Rev
A3	<b>Enrico Caruso 14</b>	A00
Date: Wednesday, April 13, 2011	Sheet 96 of 105	



X01-0208 stuff SPR1 and add SPR2

**SSID = Mechanical**







12/17 add SPR1 for EMI  
12/21 change SPR1 to 34.4B312.002  
12/22 change SPR1 to 34.39S07.003

X01-0211 change SPR2, SPR3 to 34.4B312.002  
X01-0210 add SPR3

For CPU BRACKET

VGA Stand-Off



PCH Stand-Off



X01-0211 add SPR4, SPR5

A00-0412 dummy H12, H13 For remove PCH Heatsink  
A00-0413 change H12 to 34.4HL17.001

12/2 Delete SPR1, SPR2



<Core Design>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **UNUSED PARTS/EMI Capacitors**


Size A3 Document Number: **Enrico Caruso 14** Rev: **A00**

Date: Wednesday, April 13, 2011 Sheet 97 of 105


# Huron River Platform Power Sequence

(AC mode)

red word: KBC GPIO




## Robson XT Power-Up/Down Sequence




(DC mode)

red word: KBC GPIO




# Wistron HURON RIVER POWER UP SEQUENCE DIAGRAM



Power Up Sequence: -8 ~ 13

<http://laptop-motherboard-schematic.blogspot.com/>



**Power Shape**




DN15ATI Whistler





Title			<b>Power Block Diagram</b>		
Size	Document Number	Rev			
A3	<b>Enrico Caruso 14</b>	A00			
Date:	Wednesday, April 13, 2011	Sheet	100	of	105


# PCH SMBus Block Diagram




# KBC SMBus Block Diagram



# Thermal Block Diagram



# Audio Block Diagram



DATA	PAGE	Change Description	Version
12/28	85	dummy VGA thermal circuit	X01
12/28	86	modify to DGPU_PWROK	X01
12/28	86	add capacity for BIF_VDDC	X01
12/28	93	dummy PR9326	X01
1/14	93	modify CS#, WP#	X01
1/27	5	Add C504 for noise couple.	X01
1/27	8	Stuff C812, C822, C831, C834 for VCC core noise issue.	X01
1/27	27	Del R2757 to follow standard 10mW circuit	X01
1/27	31	change Q3101 base power rail for leakage issue.	X01
1/27	40	X01-0127 DY PQ4007, PR4038, PR4039 for new version BQ24707	X01
2/8	21	Add RN2101, R2127 for LPC EA result	X01
2/8	27	Dummy R2769	X01
2/8	50	change R5002, R5003 to 33R	X01
2/8	69	TPAD1 to 20.K0464.004	X01
2/8	27	change R5002, R5003 to 33R	X01
2/8	97	add EC9742~EC9746	X01
2/8	97	stuff SPR1 and add SPR2	X01
2/9	28	dummy U2805 circuit	X01
2/9	46	PT4603 UMA-->220uF DIS-->470uF	X01
2/9	48	dummy PC4809 for BBU result.	X01
2/10	5	Merge R512 R514	X01
2/10	21	change RN2101 to RN2104 RN2105	X01
2/10	27	change R2724 to meet X01 PCB ver	X01
2/10	46	del PT4602	X01
2/10	46	change PC4610 from 0.22uF to 10uF	X01
2/10	97	add SPR3	X01
2/10	21	Merge R5115 R2116	X01
2/11	31	add C3122 for soft-sart	X01
2/11	59	Add EMI solution for Surge	X01
2/11	19,27	Change R1925, R1924, R1906, R1913, R2720, R2758, R2759, R2760 to short-pad	X01
2/14	82	add AFTP8201~8210	X01

DN15ATI Whistler



Title		
<b>Change History</b>		
Size A3	Document Number <b>Enrico Caruso 14</b>	Rev <b>A00</b>
Date: Wednesday, April 13, 2011	Sheet 103 of 105	

DATA	PAGE	Change Description	Version
0212	40	Change charger IC to new version	X01
0302	31	Dummy PCIE_CLK_LAN_REQ# circuit	X02
0302	86	Add R8605, R8609 PU 5V for lower Rdson	X02
0303	14,15,17,18 19,22,23,24 27,29,31,36 37,50,51,68	Change R1404, R1405,R1504, R1503,RN1704, R1807, R1903, R1910, R1912, R2214, R2304, R2305, R2306, R2307, R2404, R2405, R2406, R2409, R2702, R2735,R2762, R2756, R2911,R2914, R2917, R3104, R3115, R3117, R3614, R3710, RN5010, RN5117, R6811, R6813, R6804, R6805 OR to short pad	X02
0309	86	Change AFTP test point to follow DV14 AMD	X02
0310	41,45,92,97	Stuff PC4120, EC4501, PC9205, EC9708, EC9709, EC9714, EC9715, EC9716, EC9717, EC9718, EC9720, EC9724, EC9725, EC9740	X02
0311	28	Add R2816& R2817 to option VGA_THRM and DY the circuit	X02
0311	83	Change R8316, R8331 to short pad	X02
0311	59	Change GDT5901& GDT5902 to GD5901& GD5902	X02
0311	18	dummy R1804	X02
0311	31	add rest circuit to provent leakage.	X02
0311	32	Stuff TR3201 and change symbol to 68.00201.141	X02
0314	38	Del short pad PAD1 to prevent system burn.	X02
0314	97	Stuff SPR2	X02
0314	61,97	Stuff EC9722,C6106	X02
0314	36	Change U3606 footprint.	X02
0315	58	Change MIC2 to 20.F1889.002	X02
0315	88,89	Modify VRAM property PN and footprint	X02
0315	32,59	Modify part reference problem of ER5912& TR3201.	X02
0316	68	Modify WLED1 cirucit for brightness.	A00
0320	31	Change R3118 for LOM power sequence	A00
0320	49	Change TR4901 to 120ohm.	A00
0320	61	Change TR601 120ohm.	A00
0320	68	Change resistor for LED brightness	A00
0320	82	Change TR8201, TR8202 to 120ohm.	A00
0320	83	Dummy R8302 for disable de-emphasis	A00
0329	27	change R2735 to 10R and C2711 to 220p	A00
0329	68	Change R6814 to 10KR	A00
0406	97	Dummy SPR2	A00
0406	32, 49, 61, 65,82	Remove R3206, R3207, R4903, R4904, R6102, R6103, TR6501, R8201, R8202, R8203, R8204 PAD	A00

DN15ATI Whistler

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		<b>Change History</b>	
Title Size A3	Document Number <b>Enrico Caruso 14</b>	Rev <b>A00</b>	
Date: Wednesday, April 13, 2011		Sheet 104 of	105

