

Enrico Caruso 14

Muxless/UMA Schematics Document

Sandy Bridge

Intel PCH

2011-04-07

REV : A00

DY : None Installed

UMA: UMA ONLY installed

PSL: KBC795 PSL circuit for 10mW solution installed.

10mW: External circuit for 10mW solution installed.

DIS: MUXLESS solution installed.

Surge: For GO Rural config stuff.

GIGA: For GIGA LAN config stuff.

HDMI: For HDMI config stuff.

DIS_CRT: Pure DIS install

Block Diagram (Discrete/UMA co-lay)

##OnMainBoard

VRAM gDDR3 900MHz
1GB (128Mx16x4)
512MB (64Mx16x4)
88,89,90,91

gDDR3
900MHz

Seymour-XT S3

83,84,85,86,87

Intel CPU

Sandy Bridge

4,5,6,7,8,9,10

FDIx4x2

DMIx4
1GB/s

Intel
PCH
Cougar Point

14 USB 2.0/1.1 ports
ETHERNET (10/100/1000Mb)
High Definition Audio
SATA ports (6)
PCIe ports (8)
LPC I/F
ACPI 1.1

Azalia
CODEC
IDT 92HD87

29

CRT

CRT

50

LCD

LVDS

49

HDMI

HDMI

51

SD/MMC/MS/
MS Pro

CardReader
Realtek
RTS5138

32

Audio board

Internal Analog MIC

HP1

MIC IN

2CH SPEAKER

58

HDD

56

ODD

56

Flash ROM
4MB

60

KBC
NUVOTON
NPCE795BA0DX

27

Touch
PAD

69

Int.
KB

69

Thermal
ENE P2800

28

ENE P2793
Fan

28

10/100/1000 LOM
Realtek RTL8111E (Giga LAN)
Realtek RTL8105E (10M/100M)

31

RJ45
CONN

59

Mini-Card
WLAN+BT3.0

64

CAMERA

49

M/B
USB x1 (Left)

61

I/O board
USB x2 (Right)

82

Project code: 91.4IU01.001
PCB P/N : 48.4IU16.0SC
Revision : 10315-SC

SYSTEM DC/DC APL5916 48		CPU DC/DC VT1316+1314 42~44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	0D85V_S0	DCBATOUT	VCC_CORE
SYSTEM DC/DC TPS51218 45		SYSTEM DC/DC TPS51125 41	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT	DCBATOUT	5V AUX_S5 3D3V AUX_S5 5V_S5 3D3V_S5 15V_S5
SYSTEM DC/DC TPS51216R 46		SYSTEM DC/DC TPS51216R 46	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3	DCBATOUT	VCC_GFXCORE
GFX DC/DC VT1316+1317 44		VGA RT8208B 92	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE	DCBATOUT	VGA_CORE
TI CHARGER BQ24707 40		SYSTEM DC/DC APW7153B 47	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
+DC_IN_S5 +PBATT	DCBATOUT	3D3V_S5	1D8V_S0
SYSTEM DC/DC G9731 93		Switches	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D5V_S3 3D3V_S0	1V_VGA_S0 1D8V_VGA_S0	1D5V_S3 5V_S5 3D3V_S5	1D5V_S0 5V_S0 3D3V_S0
PCB LAYER		PCB LAYER	
L1:Top L2:GND L3:Signal	L4:Signal L5:VCC L6:Bottom	L1:Top L2:GND L3:Signal	L4:Signal L5:VCC L6:Bottom

<Core Design>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Block Diagram	
Title	Document Number	Rev	
A3	Enrico Caruso 14	A00	
Date: Wednesday, April 13, 2011	Sheet 2 of 105		

Note:
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Lane reversal does not apply to FDI sideband signals.


Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE.
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

Stuff to disable internal graphics function for power saving.

NOTE:
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns. If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-k pull-Up resistor on the motherboard.

Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.



SANDY SKT-BGA989C470395-1H180
62.10055.421
2nd = 62.10040.771

NOTE.
If PEG is not implemented, the RX&TX pairs can be left as No Connect
PEG Static Lane Reversal

DN15ATI Whistler


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (PCIe/DMI/FDI)**

Size A3 Document Number **Enrico Caruso 14** Rev **A00**



Date: Wednesday, April 13, 2011 Sheet 4 of 105

SSID = CPU⁵



1

Disabling Guidelines:
If motherboard only supports external graphics:
Connect DPLL_REF_SSCLK on Processor to GND through
1K +/- 5% resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP
through 1K +/- 5% resistor. power (~15 mW) may be
wasted.



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

CPU (THERMAL/CLOCK/PM)

Size A3	Document Number Enrico Caruso 14	Rev A00
Date: Wednesday, April 13, 2011	Sheet 5 of	105

<http://laptop-motherboard-schematic.blogspot.com/>

SSID = CPU




DN15ATI Whistler




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (DDR)			
Size A3	Document Number		Rev
	Enrico Caruso 14		A00
Date:	Wednesday, April 13, 2011	Sheet 6 of	105


SSID = CPU





20 mils



SANDY SKT-BGA989C470395-1H180
62.10055.421
2nd = 62.10040.771



PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	0: Lane Reversed



PCIE Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled, function 2 disabled 01: Reserved - (Device 1 function 1 disabled, function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

PEG DEFER TRAINING	
SP	
CFG7	1: PEG Train immediately following xRESETB de assertion 0: PEG Wait for BIOS for training



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (RESERVED)			
Size A3	Document Number		Rev
	Enrico Caruso 14		A00
Date:	Wednesday, April 13, 2011	Sheet 7 of	105


SSID = CPU

Voltage Rail	Voltage	Iccmax
VCC_CORE(QC)	0.8~1.35	94A
VCC_CORE(DC)	0.8~1.35	53A
VCCIO	1.05	8.5A
VDDQ	1.5	10A
VCCSA	0.75~0.9	6A
VCCPLL	1.8	1.2A
VAXG	0~1.52	33A

PROCESSOR CORE POWER

53A

11/15 change Caps to 78.22610.51L



VCC Output Decoupling Recommendation:
 4 x 470 uF at Bottom Socket Edge
 8 x 22 uF at Top Socket Cavity
 8 x 22 uF at Top Socket Edge
 8 x 22 uF at Bottom Socket Cavity

11/4 add Caps to 28 location as vendor recommend.

X01-0127 Stuff C812, C822, C831, C834 for VCC core noise issue.

X01-0217 Stuff C801=22uF change C817 to 22uF

VCC_CORE

CPU1F

POWER

6 OF 9

SANDY

AG35 VCC
 AG34 VCC
 AG33 VCC
 AG32 VCC
 AG31 VCC
 AG30 VCC
 AG29 VCC
 AG28 VCC
 AG27 VCC
 AG26 VCC
 AG25 VCC
 AF35 VCC
 AF34 VCC
 AF33 VCC
 AF32 VCC
 AF31 VCC
 AF30 VCC
 AF29 VCC
 AF28 VCC
 AF27 VCC
 AD35 VCC
 AD34 VCC
 AD33 VCC
 AD32 VCC
 AD31 VCC
 AD30 VCC
 AD29 VCC
 AD28 VCC
 AD27 VCC
 AD26 VCC
 AC35 VCC
 AC34 VCC
 AC33 VCC
 AC32 VCC
 AC31 VCC
 AC30 VCC
 AC29 VCC
 AC28 VCC
 AC27 VCC
 AC26 VCC
 AA35 VCC
 AA34 VCC
 AA33 VCC
 AA32 VCC
 AA31 VCC
 AA30 VCC
 AA29 VCC
 AA28 VCC
 AA27 VCC
 AA26 VCC
 Y35 VCC
 Y34 VCC
 Y33 VCC
 Y32 VCC
 Y31 VCC
 Y30 VCC
 Y29 VCC
 Y28 VCC
 Y27 VCC
 Y26 VCC
 Y35 VCC
 Y34 VCC
 Y33 VCC
 Y32 VCC
 Y31 VCC
 Y30 VCC
 Y29 VCC
 Y28 VCC
 Y27 VCC
 Y26 VCC
 U35 VCC
 U34 VCC
 U33 VCC
 U32 VCC
 U31 VCC
 U30 VCC
 U29 VCC
 U28 VCC
 U27 VCC
 U26 VCC
 R35 VCC
 R34 VCC
 R33 VCC
 R32 VCC
 R31 VCC
 R30 VCC
 R29 VCC
 R28 VCC
 R27 VCC
 R26 VCC
 P35 VCC
 P34 VCC
 P33 VCC
 P32 VCC
 P31 VCC
 P30 VCC
 P29 VCC
 P28 VCC
 P27 VCC
 P26 VCC

CORE SUPPLY

SVID

SENSE LINES

CPU1


SANDY

62.10055.421
 280 = 62.10040.771


<http://motherboard-schematic.blogspot.com/>

VCCIO Output Decoupling Recommendation:
 2 x 330 uF (3 x 330 uF for 2012 capable designs)
 5 x 22 uF & 5 x 0805 no-stuff at Bottom
 7 x 22 uF & 2 x 0805 no-stuff at Top

12/28 Yellow mark for OPI change




No-stuff sites outside the socket may be removed.
 No-stuff sites inside the socket cavity need to remain.



11/16 follow DN13 to meet schematic check list

These resistors need to close to power IC
 11/17 change part reference R807 to R805





<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (VCC_CORE)		
Size	Document Number	Rev			
Custom	Enrico Caruso 14	A00			
Date:	Wednesday, April 13, 2011	Sheet	8	of	105

SSID = CPU



DN15ATI Whistler

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU (VSS)**

Size A3 Document Number **Enrico Caruso 14** Rev **A00**

Date: Wednesday, April 13, 2011 Sheet 10 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

XDP

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011

Sheet 11 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011Sheet 12 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved



Size
A3

Document Number
Enrico Caruso 14


Rev
A00

Date: Wednesday, April 13, 2011Sheet 13 of 105

SSID = MEMORY



X02-0303 change 0R to short pad



6 M_B_DIM0_ODT0 >>>
6 M_B_DIM0_ODT1 >>>
M_VREF_CA_DIMM1 >>>
M_VREF_DQ_DIMM1 >>>
15,37 DDR3_DRAMRST# >>>

6 M_B_DIM0_ODT0 >>>
6 M_B_DIM0_ODT1 >>>
M_VREF_CA_DIMM1 >>>
M_VREF_DQ_DIMM1 >>>

15,37 DDR3_DRAMRST# >>>

M_B_A0 98
M_B_A1 97
M_B_A2 96
M_B_A3 95
M_B_A4 92
M_B_A5 91
M_B_A6 90
M_B_A7 89
M_B_A8 88
M_B_A9 85
M_B_A10 107
M_B_A11 84
M_B_A12 83
M_B_A13 119
M_B_A14 80
M_B_A15 78
M_B_BS2 >>>
M_B_BS0 >>>
M_B_BS1 >>>
M_B_DQ[63:0] >>>

M_B_DQ0 5
M_B_DQ1 7
M_B_DQ2 15
M_B_DQ3 17
M_B_DQ4 4
M_B_DQ5 6
M_B_DQ6 16
M_B_DQ7 18
M_B_DQ8 21
M_B_DQ9 23
M_B_DQ10 33
M_B_DQ11 35
M_B_DQ12 22
M_B_DQ13 24
M_B_DQ14 34
M_B_DQ15 36
M_B_DQ16 39
M_B_DQ17 41
M_B_DQ18 51
M_B_DQ19 53
M_B_DQ20 40
M_B_DQ21 42
M_B_DQ22 50
M_B_DQ23 52
M_B_DQ24 57
M_B_DQ25 59
M_B_DQ26 67
M_B_DQ27 69
M_B_DQ28 58
M_B_DQ29 58
M_B_DQ30 68
M_B_DQ31 70
M_B_DQ32 129
M_B_DQ33 131
M_B_DQ34 141
M_B_DQ35 143
M_B_DQ36 130
M_B_DQ37 132
M_B_DQ38 140
M_B_DQ39 142
M_B_DQ40 147
M_B_DQ41 149
M_B_DQ42 157
M_B_DQ43 159
M_B_DQ44 146
M_B_DQ45 148
M_B_DQ46 158
M_B_DQ47 160
M_B_DQ48 163
M_B_DQ49 165
M_B_DQ50 175
M_B_DQ51 177
M_B_DQ52 168
M_B_DQ53 168
M_B_DQ54 174
M_B_DQ55 176
M_B_DQ56 181
M_B_DQ57 183
M_B_DQ58 191
M_B_DQ59 193
M_B_DQ60 180
M_B_DQ61 182
M_B_DQ62 192
M_B_DQ63 194
M_B_DQS#0 10
M_B_DQS#1 25
M_B_DQS#2 45
M_B_DQS#3 62
M_B_DQS#4 135
M_B_DQS#5 152
M_B_DQS#6 162
M_B_DQS#7 180
M_B_DQS0 12
M_B_DQS1 29
M_B_DQS2 47
M_B_DQS3 64
M_B_DQS4 137
M_B_DQS5 154
M_B_DQS6 171
M_B_DQS7 188
M_B_DQS0 12
M_B_DQS1 29
M_B_DQS2 47
M_B_DQS3 64
M_B_DQS4 137
M_B_DQS5 154
M_B_DQS6 171
M_B_DQS7 188

M_B_DQS#0 10
M_B_DQS#1 25
M_B_DQS#2 45
M_B_DQS#3 62
M_B_DQS#4 135
M_B_DQS#5 152
M_B_DQS#6 162
M_B_DQS#7 180
M_B_DQS0 12
M_B_DQS1 29
M_B_DQS2 47
M_B_DQS3 64
M_B_DQS4 137
M_B_DQS5 154
M_B_DQS6 171
M_B_DQS7 188

ODT0 116
ODT1 120
VREF_CA 1
VREF_DQ 1
RESET# 30
VTT1 203
VTT2 204

H = 5.2mm

DDR3-204P-135-GP
62.10024.E21

http://laptop-motherboard-schematic.blogspot.com/

NP1 NP2
RAS# 110
WE# 113
CAS# 115
CS# 114
CKE0 73
CKE1 74
CK0 101
CK0# 103
CK1 102
CK1# 104
DM0 11
DM1 28
DM2 46
DM3 63
DM4 136
DM5 153
DM6 170
DM7 187
SDA 200
SCL 202
EVENT# 198
VDDSPD 199
SA0 DIM1 197
SA1 DIM1 201
NC#1 77
NC#2 122
NC#TEST 125
VDD1 75
VDD2 76
VDD3 81
VDD4 82
VDD5 88
VDD6 93
VDD7 93
VDD8 94
VDD9 99
VDD10 100
VDD11 105
VDD12 106
VDD13 111
VDD14 112
VDD15 117
VDD16 118
VDD17 123
VDD18 124

SDA 200
SCL 202
EVENT# 198
VDDSPD 199
SA0 DIM1 197
SA1 DIM1 201
NC#1 77
NC#2 122
NC#TEST 125
VDD1 75
VDD2 76
VDD3 81
VDD4 82
VDD5 88
VDD6 93
VDD7 93
VDD8 94
VDD9 99
VDD10 100
VDD11 105
VDD12 106
VDD13 111
VDD14 112
VDD15 117
VDD16 118
VDD17 123
VDD18 124

SDA 200
SCL 202
EVENT# 198
VDDSPD 199
SA0 DIM1 197
SA1 DIM1 201
NC#1 77
NC#2 122
NC#TEST 125
VDD1 75
VDD2 76
VDD3 81
VDD4 82
VDD5 88
VDD6 93
VDD7 93
VDD8 94
VDD9 99
VDD10 100
VDD11 105
VDD12 106
VDD13 111
VDD14 112
VDD15 117
VDD16 118
VDD17 123
VDD18 124

SDA 200
SCL 202
EVENT# 198
VDDSPD 199
SA0 DIM1 197
SA1 DIM1 201
NC#1 77
NC#2 122
NC#TEST 125
VDD1 75
VDD2 76
VDD3 81
VDD4 82
VDD5 88
VDD6 93
VDD7 93
VDD8 94
VDD9 99
VDD10 100
VDD11 105
VDD12 106
VDD13 111
VDD14 112
VDD15 117
VDD16 118
VDD17 123
VDD18 124

SDA 200
SCL 202
EVENT# 198
VDDSPD 199
SA0 DIM1 197
SA1 DIM1 201
NC#1 77
NC#2 122
NC#TEST 125
VDD1 75
VDD2 76
VDD3 81
VDD4 82
VDD5 88
VDD6 93
VDD7 93
VDD8 94
VDD9 99
VDD10 100
VDD11 105
VDD12 106
VDD13 111
VDD14 112
VDD15 117
VDD16 118
VDD17 123
VDD18 124

M_B_RAS# 6
M_B_WE# 6
M_B_CAS# 6
M_B_DIM0_CS#0 6
M_B_DIM0_CS#1 6
M_B_DIM0_CKE0 6
M_B_DIM0_CKE1 6
M_B_DIM0_CLK_DDR0 6
M_B_DIM0_CLK_DDR#0 6
M_B_DIM0_CLK_DDR1 6
M_B_DIM0_CLK_DDR#1 6

M_B_RAS# 6
M_B_WE# 6
M_B_CAS# 6
M_B_DIM0_CS#0 6
M_B_DIM0_CS#1 6
M_B_DIM0_CKE0 6
M_B_DIM0_CKE1 6
M_B_DIM0_CLK_DDR0 6
M_B_DIM0_CLK_DDR#0 6
M_B_DIM0_CLK_DDR1 6
M_B_DIM0_CLK_DDR#1 6

M_B_RAS# 6
M_B_WE# 6
M_B_CAS# 6
M_B_DIM0_CS#0 6
M_B_DIM0_CS#1 6
M_B_DIM0_CKE0 6
M_B_DIM0_CKE1 6
M_B_DIM0_CLK_DDR0 6
M_B_DIM0_CLK_DDR#0 6
M_B_DIM0_CLK_DDR1 6
M_B_DIM0_CLK_DDR#1 6

M_B_RAS# 6
M_B_WE# 6
M_B_CAS# 6
M_B_DIM0_CS#0 6
M_B_DIM0_CS#1 6
M_B_DIM0_CKE0 6
M_B_DIM0_CKE1 6
M_B_DIM0_CLK_DDR0 6
M_B_DIM0_CLK_DDR#0 6
M_B_DIM0_CLK_DDR1 6
M_B_DIM0_CLK_DDR#1 6

M_B_RAS# 6
M_B_WE# 6
M_B_CAS# 6
M_B_DIM0_CS#0 6
M_B_DIM0_CS#1 6
M_B_DIM0_CKE0 6
M_B_DIM0_CKE1 6
M_B_DIM0_CLK_DDR0 6
M_B_DIM0_CLK_DDR#0 6
M_B_DIM0_CLK_DDR1 6
M_B_DIM0_CLK_DDR#1 6

M_B_RAS# 6
M_B_WE# 6
M_B_CAS# 6
M_B_DIM0_CS#0 6
M_B_DIM0_CS#1 6
M_B_DIM0_CKE0 6
M_B_DIM0_CKE1 6
M_B_DIM0_CLK_DDR0 6
M_B_DIM0_CLK_DDR#0 6
M_B_DIM0_CLK_DDR1 6
M_B_DIM0_CLK_DDR#1 6

SNAP SA0_DIM1 and SA1_DIM1 each other for DM2 can't boot up issue (only DN15/DQ15)

SA1_DIM1
SA0_DIM1

Thermal EVENT

SODIMM A DECOUPLING

Layout Note:
Place these Caps near SO-DIMMA.

12/28 Yellow mark for OPI change

12/3 Change DM2 to 62.10024.E21
12/9 Change DM2 to 62.10017.K01
12/21 Change DM2 to 62.10017.P61
12/22 Change DM2 to 62.10024.E21

11/ 17 Change SMBus address note

Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0_DIM0 = 0, SA1_DIM0 = 1
SO-DIMMA SPD Address is 0xA4
SO-DIMMA TS Address is 0x34

DN15ATI Whistler

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DDR3-SODIMM2

Size Custom

Document Number

Enrico Caruso 14

Date: Wednesday, April 13, 2011

Sheet 14 of 105

Rev **A00**

SSID = MEMORY


11/ 17 Change Smbus adress note

Note:

SO-DIMMB SPD Address is 0xA0

SO-DIMMB TS Address is 0x30

- SO-DIMMB is placed farther from the Processor than SO-DIMMA



Note :

The symbol DM1 is change value and PN only.

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DDR3-SODIMM1

Size	
Custom	

Document Number

Enrico Caruso 14

Rev	A00
-----	-----

Date: Wednesday, April 13, 2011

Sheet 15 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size
A3

Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011


Rev
A00

Sheet 16 of 105




SSID = PCH





12/2 Net swap for layout





A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default



BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GF/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI (Default)



X02-0303 change 0R to short pad






P/N: ND27V

OC[3:0]# for Device 29 (Ports 0-7)
OC[7:4]# for Device 26 (Ports 8-13)

12/1 Swap net for layout

11/11 change to RN1802 to meet schematic check result.



```

X USB Ext. port 1 (HS)
X External debug port use on Huron river platform

```

USB Table

Pair	Device
0	X
1	USB Ext. port 2 (MB)
2	X
3	X
4	X
5	CARD READER
6	X
7	X
8	USB Ext. port 3
9	USB Ext. port 1
10	X
11	Mini Card1 (WLAN+BT)
12	CAMERA
13	X

USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used


<Core Design>



Title			
PCH (PCI/USB/NVRAM)			
Size A3	Document Number		Rev
	Enrico Caruso 14		A00
Date:	Wednesday, April 13, 2011	Sheet 18 of	105


SSID = PCH

Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.



Deep S4/S5 Supported







Deep S4/S5 Not Supported










- For platforms not supporting Deep S4/S5
- 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
 - 2.DPWROK and RSMRST# will rise at the same time (connected on board)
 - 3.SLP_SUS# and SUSACK# are left as "no connect"
 - 4.SUSWARN# used as SUSPWRDNACK/GPIO30

DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled


SSID = PCH



11/1 Add EC2002~EC2007 for EMI request



11/29 change X2001 to 82.30020.D41
X01-0217 change C2008 , C2007 to 15pF



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		PCH (PCI-E/SMBUS/CLOCK/CL)	
Size A3	Document Number	Rev	
	Enrico Caruso 14	A00	
Date:	Wednesday, April 13, 2011	Sheet 20 of	105

Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3
Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2
if more than 2 PCI clocks + PCI loopback are routed.

11/18 Del VGA 27M and change to TP2007



SSID = PCH




X01-0210 Merge R2115 R2116



INTVRMEN- Integrated SUS
1.05V VRM Enable
High - Enable internal VRs
Low - Enable external VRs



Notes:
ME_UNLOCK (HDA_SDO) connect to EC.
Make sure EC drive this pin "low" all the time.




Flash Descriptor Security Override
HDA_SDOUT Low = Default
High = Enable

No Reboot Strap
HDA_SPKR Low = Default
High = No Reboot

+3VS_+1.5VS_HDA_IO
R2103 1KR2J-1-GP
HDA_SYNC
This signal has a weak internal pull down.
On Die PLL VR is supplied by 1.5V when
sampled high, 1.8 V when sampled low.
Needs to be pulled High for Huron River platform.
co-operate with R2310


PLL ODVR VOLTAGE
HDA_SYNC Low = 1.8V (Default)
High = 1.5V

11/2 Merge R2122 into Q2101




HDA_SYNC: This strap is sampled on rising edge of RSMRST# and is used to
sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this
signal on the board. Signal may have leakage paths via powered off devices (Audio
Codec) and hence contend with the external pull-up. A blocking FET is
recommended in such a case to isolate HDA_SYNC from the Audio Codec device
until after the Strap sampling is complete.

11/ 17 change R2111 from 33ohm to 0ohm and change to ER2111




X01-0208 Add RN2101, R2127 for LPC EA result
X01-0210 change RN2101 to RN2104 RN2105



HDD1

ODD



12/6 Separate RN2103 to R2125 and R2126

11/11 Remove RN2104 and FP_DET#

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


PCH (SPI/RTC/LPC/SATA/IHDA)

Size A3 Document Number
Enrico Caruso 14
Date: Wednesday, April 13, 2011 Sheet 21 of 105

Rev A00


SSID = PCH

Note:
For PCH debug with XDP, need to DUMMY R2218




GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.

11/11 Remove R2220 for GPIO48 set to GPO



11/11 Remove DBC EN
X01-0211 swap DGPU_HPD_INTR#, EC_SMI# for layout.

12/1 Add R2224 pull high



11/15 Remove Rn2204

11/ 17 Dummy R2201 because GPIO15 internal PH

X02-0303 change 0R to short pad

56 SATA_ODD_PRSNT# >>> R2213 0R0402-PAD

86,92,93 DGPU_PWROK >>> DGPU_PWROK

TPAD14-GP TP2210 1 PCH_GPIO22 T5

TPAD14-GP TP2212 1 PCH_GPIO24 E8

TPAD14-GP TP2203 1 PCH_GPIO27 E16

TPAD14-GP TP2213 1 PCH_GPIO35 K4

TPAD14-GP TP2210 1 PCH_GPIO22 T5

TPAD14-GP TP2212 1 PCH_GPIO24 E8

TPAD14-GP TP2203 1 PCH_GPIO27 E16

TPAD14-GP TP2213 1 PCH_GPIO35 K4

TPAD14-GP TP2210 1 PCH_GPIO22 T5

TPAD14-GP TP2212 1 PCH_GPIO24 E8

TPAD14-GP TP2203 1 PCH_GPIO27 E16

TPAD14-GP TP2213 1 PCH_GPIO35 K4

TPAD14-GP TP2210 1 PCH_GPIO22 T5

TPAD14-GP TP2212 1 PCH_GPIO24 E8

TPAD14-GP TP2203 1 PCH_GPIO27 E16

TPAD14-GP TP2213 1 PCH_GPIO35 K4

TPAD14-GP TP2210 1 PCH_GPIO22 T5

TPAD14-GP TP2212 1 PCH_GPIO24 E8

TPAD14-GP TP2203 1 PCH_GPIO27 E16

TPAD14-GP TP2213 1 PCH_GPIO35 K4

TPAD14-GP TP2210 1 PCH_GPIO22 T5

TPAD14-GP TP2212 1 PCH_GPIO24 E8

TPAD14-GP TP2203 1 PCH_GPIO27 E16

TPAD14-GP TP2213 1 PCH_GPIO35 K4

TPAD14-GP TP2210 1 PCH_GPIO22 T5

TPAD14-GP TP2212 1 PCH_GPIO24 E8

TPAD14-GP TP2203 1 PCH_GPIO27 E16

TPAD14-GP TP2213 1 PCH_GPIO35 K4

TPAD14-GP TP2210 1 PCH_GPIO22 T5

TPAD14-GP TP2212 1 PCH_GPIO24 E8

TPAD14-GP TP2203 1 PCH_GPIO27 E16

TPAD14-GP TP2213 1 PCH_GPIO35 K4

TPAD14-GP TP2210 1 PCH_GPIO22 T5

TPAD14-GP TP2212 1 PCH_GPIO24 E8

TPAD14-GP TP2203 1 PCH_GPIO27 E16

TPAD14-GP TP2213 1 PCH_GPIO35 K4

TPAD14-GP TP2210 1 PCH_GPIO22 T5

TPAD14-GP TP2212 1 PCH_GPIO24 E8

TPAD14-GP TP2203 1 PCH_GPIO27 E16

TPAD14-GP TP2213 1 PCH_GPIO35 K4

TPAD14-GP TP2210 1 PCH_GPIO22 T5

TPAD14-GP TP2212 1 PCH_GPIO24 E8

TPAD14-GP TP2203 1 PCH_GPIO27 E16

TPAD14-GP TP2213 1 PCH_GPIO35 K4

TPAD14-GP TP2210 1 PCH_GPIO22 T5


TPAD14-GP TP2212 1 PCH_GPIO24 E8

TPAD14-GP TP2203 1 PCH_GPIO27 E16

TPAD14-GP TP2213 1 PCH_GPIO35 K4

TPAD14-GP TP2210 1 PCH_GPIO22 T5

TPAD14-GP TP2212 1 PCH_GPIO24 E8



PLL ON DIE VR ENABLE

NOTE: This signal has a weak internal pull-up 20K
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)

PLL_ODVR_EN DY 1 R2212 1KR2J-1-GP

TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4
should not float on the motherboard. They should
be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE

GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)
-------------------------	--

DMI TERMINATION VOLTAGE OVERRIDE

GPIO36 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)
-------------------------	--

Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.

Integrated Clock Chip Enable

ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT] LOW (R2211) - ENABLED
---------	---

GPIO8 has a weak[20K] internal pull up.
Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (GPIO/CPU)**

Size: A3 Document Number: **Enrico Caruso 14** Rev: **A00**

Date: Wednesday, April 13, 2011 Sheet: 22 of 105

SSID = PCH 6A

11/ 17 Add R2301 but dummy it
and change L2301 source to 3D3V_DAC_S0

Voltage Rail	Voltage	Iccmax
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC3	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLb	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.1	0.042
VccIO3	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW3_3	3.3	0.002
VccDFTERM	1.8	0.19
VccRTC	3.3	6u
VccSus3_3	3.3	0.097
VccSusHDA	3.3	0.01
VccVRM	1.5	0.16
VccClkDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS3	1.8	0.06

Refer to NPCE795 shared SPI flash architecture


(**) - When the control signal is low,
the switch is "on".

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH (POWER1)		
Size	Document Number			Rev	A00
A3	Enrico Caruso 14				
Date:	Wednesday, April 13, 2011	Sheet	23	of	105




VCCVRM (Internal PLL and VRMs):
A.1.5V for Mobile
B.1.8 V for Desktop

11/3 Add LDO for CRT DAC power
11/ 17change U2301 Vout power rail and stuff the circuit



SSID = PCH



Voltage Rail	Voltage	Iccmax
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC3	3.3	0.001
VccADPLL	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.1	0.042
VccIO3	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW3_3	3.3	0.002
VccDFTERM	1.8	0.19
VccRTC	3.3	6u
VccSus3_3	3.3	0.097
VccSusHDA	3.3	0.01
VccVRM	1.5	0.16
VccClkDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKLN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS3	1.8	0.06

11/ 17 Change R2409 from close gap to 0ohm



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
PCH (POWER2)			
Size A3	Document Number		Rev
	Enrico Caruso 14		A00
Date:	Wednesday, April 13, 2011	Sheet 24 of	105

SSID = PCH



DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH (VSS)	
Size	Document Number	Enrico Caruso 14		Rev
A3				A00
Date:	Wednesday, April 13, 2011	Sheet	25	of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size
A3

Document Number
Enrico Caruso 14

Date: **Wednesday, April 13, 2011**


Rev
A00

Sheet 26 of 105




SSID = KBC

11/17 change R2702 from close gap to 0ohm
X02-0303 change 0R to short pad



11/16 Add R2728 R2729 for SERIES ID



11/22 add RTC_AUX_S5 to KBC GPIO72



X01-0127 Del R2757 to follow standard 10mw circuit



11/1 Add R2777, C2777 for EMI



11/17 add R2774 pull high for LID_CLOSE#



11/17 add R2774 pull high for LID_CLOSE#



11/17 add R2774 pull high for LID_CLOSE#



11/17 add R2774 pull high for LID_CLOSE#



11/17 add R2774 pull high for LID_CLOSE#



11/17 add R2774 pull high for LID_CLOSE#



11/17 add R2774 pull high for LID_CLOSE#




11/17 add R2774 pull high for LID_CLOSE#



11/17 add R2774 pull high for LID_CLOSE#



11/17 add R2774 pull high for LID_CLOSE#



11/17 change R2724 to meet X00 PCB ver
X01-0210 change R2744 to meet X01 PCB ver
X02-0314 change R2724 to meet X02 PCB ver

Reserved 0.1uF on all of ADC input pins
base on NUOVTON feedback list. (C2717-C2721)

A00-0413 change R2724 to 47K for PCB ver

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

A00-0328 change R2735 to 10R and C2711 to 220p

PCB VERSION A0/PIN9

PULL-LOW RESISTOR

PULL-HIGH RESISTOR

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

MODEL ID

PULL-LOW RESISTOR

PULL-HIGH RESISTOR

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

MODEL ID

PULL-LOW RESISTOR

PULL-HIGH RESISTOR

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

VOLTAGE

ROSA Multi GPIO setting

ROSA Multi GPIO setting

ROSA Multi GPIO setting

ROSA Multi GPIO setting

ROSA Multi GPIO setting

ROSA Multi GPIO setting

ROSA Multi GPIO setting

ROSA Multi GPIO setting

ROSA Multi GPIO setting

ROSA Multi GPIO setting

ROSA Multi GPIO setting

ROSA Multi GPIO setting

ROSA Multi GPIO setting

ROSA Multi GPIO setting

ROSA Multi GPIO setting

ROSA Multi GPIO setting

ROSA Multi GPIO setting

ROSA Multi GPIO setting

ROSA Multi GPIO setting

NOTES:

Please make sure there's no pull-down resistor on USB_PWR_EN#,AC_PRESENT,ES1_TXD.

http://laptop-motherboard-schematic.blogspot.com/

Core Design

Wistron Corporation

21F, 8th, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 321, Taiwan, R.O.C.

File: KBC NuvoTon NPCE795

Size: A2

Document Number: Enrico Caruso 14

Date: Wednesday, April 13, 2011

Sheet: 27 of 106

Rev: A00


SSID = Thermal

Thermal sensor P2800

Option 1: OTZ=95°C → ADJ=3.3V


Option 2: OTZ=85°C → ADJ=Floating

Option 3: OTZ=90°C → ADJ=GND




12/14 dummy R2803, R2804 and C2805

Very Close to CPU1




Layout notice :
Both DXN and DXP routing 10 mil
trace width and 10 mil spacing.



2.System Sensor, Put on palm rest



	Pin-1	Definition
P2793A	/FON	Low(<0.4V): VOUT =Vin and the fan is fully-on High(>1.6V): VOUT=1.6*VSET This pin is internal Pull-High with ~500K ohm
P2793B	EN	Low(<0.4): IC is shutdown. High(>1.6V): VOUT=1.6*VSET This pin is internal Pull-High with ~500K ohm

Fan controller P2793




Very close to CPU1

12/15 Remove 3rd source




12/13 change P2800 to ver B

VGA Thermal sensor P2800




X02-0311 Add R2816& R2817 to
option VGA_THERM
and DY the circuit

11/18 remove R2817, R2818, C2816
and NC U2804 OTZ pin



EMI/ESD



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thermal P2800/Fan Controller P2793**

Size: A3 Document Number: **Enrico Caruso 14** Rev: **A00**

Date: Wednesday, April 13, 2011 Sheet 28 of 105

SSID = AUDIO



(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number

Rev


Reserved

Enrico Caruso 14


A00

Date: Wednesday, April 13, 2011Sheet 30 of 105

LAN CHIP



SSID = SDIO



X02-0311 stuff TR3201 and change symbol to 68.00201.141
A00-0324 change TR6102 to TR3201
A00-0406 remove R3206, R3207 PAD

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title: Card Reader-RTS5138	
Size A3	Document Number	Rev A00	
Date: Wednesday, April 13, 2011		Sheet	32 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A3	Document Number Enrico Caruso 14	Rev A00
------------	--	-------------------

Date: Wednesday, April 13, 2011	Sheet 33 of 105
---------------------------------	-----------------

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A3	Document Number Enrico Caruso 14	Rev A00
------------	--	-------------------

Date: Wednesday, April 13, 2011	Sheet 34 of 105
---------------------------------	-----------------

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title



Reserved

Size	Document Number	Rev
A3	Enrico Caruso 14	A00


Date:	Wednesday, April 13, 2011	Sheet	35	of	105
-------	---------------------------	-------	----	----	-----

SSID = Reset.Suspend

20101206 X02:
Add Q3603 for RTC power sequence.



ROSA Run Power



1.5V_RUN for VGA Consumption
Peak current 7.39A

+1.5V_RUN_CPU Consumption
Peak current 3A

+1.5V_RUN for Mini-Card Consumption
Peak current 1A


<Core Design>





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Power Plane Enable			
Size	Document Number	Rev	
A3	Enrico Caruso 14	A00	
Date:	Wednesday, April 13, 2011	Sheet	36 of 105


Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation




Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55 200mV and the edge must be monotonic


<Core Design>

DCin CONN




SSID = PWR.Support

Batt Connector



For actual location, need to be swap all pin

Placement: Close to Batt Connector



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BATT CONN

Size
A3

Document Number

Enrico Caruso 14

Rev

A00

Date: Wednesday, April 13, 2011

Sheet 39 of 105

SSID = Charger

X01-0217 change PU4002, PU4003 to 84.04407.G37

EE need pull high and net name

0802 Rename H_PROCHOT#

27,42 H_PROCHOT#

A00-0412 dummy PR4037

A00-0412 stuff PQ4005

A00-0412 Change PR4029 to 54.9K

AD+ IA_HW 27

CHG_AGN

AD+ IA_HW 27

CHG_AGN

AD+ IA_HW 27

CHG_AGN

AD+ IA_HW 27

CHG_AGN

AD+ IA_HW 27

CHG_AGN

AD+ IA_HW 27

CHG_AGN

AD+ IA_HW 27

CHG_AGN

AD+ IA_HW 27

CHG_AGN

ROSA	
Adapter Type	PR4023
65W	24K
90W	33.2K
130W	59K

EC code only BQ24707

H_PROCHOT#	AD_IA_HW	AD_IA_HW2
65W	0	0
90W	1	0
130W	0	1

PR4034 can dummy if you use external 10mW

X01-0127 DY PQ4007, PR4038, PR4039 for new version BQ24707

<http://laptop-motherboard-schematic.blogspot.com/>

Charger Current=1.4~3.6A

X01-0217 change PU4001, PU4004 to 84.04496.037

Add net name 11/10

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Haichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CHARGER BQ24707**

Size: Custom Document Number: **Enrico Caruso 14** Rev: **A00**

Date: Wednesday, April 13, 2011 Sheet: 40 of 105

SSID = PWR.Plane.Regulator_3p3v5v



I/P cap: 10V 25V K0805 X5R/ 78.10622.51L
 Inductor: 2.2V PCMC0637-2R2MN Cyntec 18mohm/20mohm Isat =10Arms 68.2R210.20B
 O/P cap: 330U6.3V M6.3*5.7 15mohm 3.16Arms Matsuki/77.53371.04L
 H/S: S18412DN / 24mohm/30mohm@4.5Vgs / 84.00412.037
 L/S: S17716ADN / 13.5mohm/16.5mohm@4.5Vgs / 84.07716.037

SKIPSEL	VREG3 or VREG5	VREF(2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only

EN0	Open	820k to GND	GND
Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit


TPS51125:

TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz


TPS205B:

TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3	365kHz	460kHz
VREG5	365kHz	460kHz

I/P cap: 10V 25V K0805 X5R/ 78.10622.51L
 Inductor: 1.50UH PCMC1047-1R5 Cyntec 3.8mohm/4.2mohm Isat =33Arms 68.1R510.10J
 O/P cap: 220U 6.3V PEI1V0J227M 25mohm 2.236Arms NEC TCR1N/77.C2271.00L
 H/S, L/S: FDMS3604S / 7.5mohm/9.8mohm@4.5Vgs, 2.6mohm/3.2mohm@4.5Vgs / 84.03604.037



SSID = CPU.Regulator




<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			VT1316+1314 CPU CORE(1/3)	
Size	Document Number	Rev		
A3	Enrico Caruso 14	A00		
Date:	Wednesday, April 13, 2011	Sheet	42	of 105

X01-0217 change PR4202, PR4213, PR4230
PR4247 to 7.5K(F)



X01-0217 change PR4402& PR4406 to 4.12K(F)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VT1316+1317 AXG CORE(3/3)

Size

Document Number

Enrico Caruso 14

ev

Date:

Wednesday, April 13, 2011

Sheet

of

05


Date: Wednesday, April 13, 2011

Sheet

of

05

SSID = PWR.Plane.Regulator 1p5v0p75v





I/P cap:10U 25V K0805 X5R/ 78.10622.51L
Inductor: 0.08uH PCMC104T-R68MN Cyntec 2.4mohm/2.7mohm Isat =39Arms 68.R6810.20G
O/P cap: 2202UV EEFC00D221R 15mOhm 2.7Arm/ Panasonic/79.22719.20L
H/S,L/S: FDMS3604S / 7.5mhm/9.8mOhm@4.5Vgs, 2.6mhm/3.2mOhm@4.5Vgs/ 84.03604.037

```
SSID = PWR.Plane.Regulator_1p8v
```


+1.8V_RUN
Design current = 1.015A

APW7153B for 1D8V_S0 DIS


$$V_o = 0.8 * (1 + (R1/R2))$$

12/9 EE change to

APL5930 for 1D8V_S0 UMA



$$V_{out} = 0.8V * (R1 + R2) / R2$$

I/P cap: 4.7U 25V K0805 X5R/ 78.47522.51L
O/P cap: 22U 25V M0805 X5R/ 78.22610.51L
Inductor: 1.5U PCMC063T Cyntec 14mohm/15mohm Isat =18Arms 68.1R510.10K

<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

APW7153B +1.8V RUN

Size

Document Number

Enrico Caruso 14


Date: Wednesday, April 13, 2011

Sheet 47 of





Rev

105



APL5916 for VCCSA


$$V_{out} = 0.8 * (1 + R1/R2)$$

SSID = VIDEO




Close to LVDS connector



For EMI request

SSID = Inverter


INVERTER POWER



SSID = VIDEO

LCD POWER

11/15 change LCDVDD source from S0 to S5



12/9 BOM merge

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LCD Connector

Enrico Caruso 14

Size A3	Document Number	Rev
Date: Wednesday, April 13, 2011	Sheet 49 of	105

A0

SSID = VIDEO

11/3 Add RN5010 for CRT SMBus
X02-0303 change 0R to short pad

11/ 17 Add RN5012 for SMBus pull high
X01: change RN5012 from 0R to 2.2KR


17 PCH_CRT_DDCDATA
17 PCH_CRT_DDCCLK

5V Tolerance




85 CRT_GFX_DDCDAT
85 CRT_GFX_DDCCLK

Layout Note:

- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.




Hsync & Vsync level shift




AFTP501	1	5V CRT_S0
AFTP502	1	DDC_DATA_CON
AFTP503	1	DDC_CLK_CON
AFTP504	1	CRT_R
AFTP505	1	CRT_G
AFTP506	1	CRT_B
AFTP507	1	JVGA_HS
AFTP508	1	JVGA_VS



11/29 change CRT1 to 20.20927.015



11/18 change Fuse for CRT and HDMI share



11/15 remove F5501 base on brazos result.
11/ 17 Remove R5001



CLOSE TO TRANSFORMER

DN15ATI Whistler

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	CRT Connector	
Size A3	Document Number	Rev
Enrico Caruso 14		A00
Date: Wednesday, April 13, 2011	Sheet 50 of 105	




SSID = VIDEO

HDMI Level Shifter & CONNECTOR


HDMI CONN



A00-0407 remove TR5101, TR5102, TR5103, TR5104 PAD and remove 0R PAD.



HDMI DISCRETE/ UMA Co-lay



11/16 Del RN5112~5115 for no need to reserve for VGA


11/18 change RN5117 BOM control property to HDMI

X02-0303 change 0R to short pad

Routing Guidelines:

CTRLDATA must be routed longer than CTRLCLK within 1000 mils (25.4 mm).
The total delay on CTRLDATA should be longer than CTRLCLK.

<http://laptop-motherboard-schematic.blogspot.com/>



<Core Design>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: HDMI Level Shifter/Connector			
Size: A3	Document Number: Enrico Caruso 14	Rev: A00	
Date: Wednesday, April 13, 2011	Sheet: 51	of 105	

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011Sheet 52 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS Switch

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011Sheet 53 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Enrico Caruso 14	A00

Date: Wednesday, April 13, 2011	Sheet 54 of 105
---------------------------------	-----------------

SSID = User.Interface

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ITP/Fan Connector

Size
A3

Document Number
Enrico Caruso 14

Rev
A00


Date: Wednesday, April 13, 2011Sheet 55 of 105

SSID = SATA


SATA HDD Connector

11/10 Change HDD1 CONN to 62.10065.031


12/22 Change HDD1 CONN to 62.10065.H71




Close to HDD1




ODD Connector




12/21 ODD1 to 22.10300.201




SATA Zero Power ODD



Current limit
Active High
typ =>2A



SUPPORT ZERO SATA ODD



A00-0408 Add R5606 to pull high 3.3V_S0
Change pull high to 3.3V_S0

<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
HDD/ODD			
Size	Document Number	Rev	
A3	Enrico Caruso 14	A00	
Date:	Wednesday, April 13, 2011	Sheet	56 of 105

SSID = ESATA

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


ESATA

Size A3	Document Number Enrico Caruso 14	Rev A00
------------	--	-------------------

Date: Wednesday, April 13, 2011	Sheet 57 of 105
---------------------------------	-----------------

SSID = AUDIO

Speaker Connector




11/10 remove MIC1



11/26 reserve MIC2

12/7 change MIC2 to 20.F1050.002



DN15ATI Whistler

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
SPEAKER CONN			
Size A3	Document Number Enrico Caruso 14	Rev A00	
Date: Wednesday, April 13, 2011	Sheet 58 of 105		

SSID = LOM


LAN TransFormer

Giga Main: 68.IH601.301
Giga 2nd: 68.05009.30A


10/100 Main: 68.HH035.301
10/100 Main: 68.01284.30A

X01-0211 Add EMI solution for Surge

11/30 swap net






2nd = 68.89240.30B




12/6 change resistor package.

0722 : change to gas tube




11/25 modify to CRC circuit and divided
resistor as EMI suggest
11/29 Change C5911 to 78.1022S.22L

RJ45



11/29 change RJ45 to 22.10277.D01



DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

XFOM&RJ45Size
A3

Document Number

Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011

Sheet 59 of 105

<http://laptop-motherboard-schematic.blogspot.com/>

SSID = Flash.ROM

SPI FLASH ROM (4M byte) for PCH


11/18 Merge R6003, R6004, R6005 to RN6001

12/6 swap net for layout
X01-0211 swap CS#, WP# for layout

X01: modify CS#, WP#

21.27 SPI_CS0#_R
21.27 SPI_SO_R

11/18 reserve R6002 for WP# and change
change DO pin pull down to capacity




Priority	Wistron P/N	Manufacturer	Vendor P/N
1	72.25Q32.A01	WINBOND	W25Q32BVSSIG
2	72.25320.C01	MXIC	MX25L3206EM2I-12G
3	72.25032.D01	SST	SST25VF032B-80-4I-S2AF
4	72.25P32.C01	Numonyx	M25PX32-VMW6F



Notes:

The total SPI interface signal between EC and PCH can't not exceed 6500mil. The mismatch between SPI signal must be within 500mil


PCH and EC length less than 6.5 inch



SSID = RBATT



VccRTC is now connected to VccDSW3_3
through the Schottky diode instead of the 3.3V Sus well.



11/29 change RTC1 to 20.F1606.002

11/23 add RTC DET circuit





<http://laptop-motherboard-schematic.blogspot.com/>

<Core Design>



DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Flash/RTC		
Size	Document Number	Rev	A00
A3	Enrico Caruso 14		
Date: Wednesday, April 13, 2011	Sheet 60	of	105

SSID = USB



11/1 Stuff TR6101 for EMI



DN15ATI Whistler

DELL Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **USB Power SW**

Size: Document Number: **Enrico Caruso 14** Rev: **A00**

Date: Wednesday, April 13, 2011 Sheet 61 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Enrico Caruso 14	A00

Date:	Wednesday, April 13, 2011	Sheet	62	of	105
-------	---------------------------	-------	----	----	-----

SSID = User.Interface

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Bluetooth

Size
A3

Document Number

Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011

Sheet 63 of 105

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title


RESERVED

Size	Document Number	Rev
A3	Enrico Caruso 14	A00

Date: Wednesday, April 13, 2011	Sheet 64 of 105
---------------------------------	-----------------

SSID = Wireless

Mini Card Connector(802.11a/b/g)



(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011Sheet 66 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011

Rev
A00


Sheet 67 of 105

FRONT POWER LED




SATA HDD LED (White)

Need change to LOW active from KBC GPIO




Battery LED2 (WHITE_LED)


11/16 Del RN6801 to follow DV15 AMD




Battery LED1 (AMBER_LED)




Wireless LED



Power button



SSID = KBC





11/26 change KB1 to 20.K0597.030
12/8 Change KB1 to 20.K0565.030

X02-0309 change AFTP to follow DV14 AMD



12/8 Add Cap LED control circuit

CAP LED CONTROL




SSID = Touch.Pad

X01-0216 Modify pin define error

TouchPad Connector

12/6 swap net for layout



X01-0216 exchange C6903& C6904

11/23 change TPAD1 to 20.K0320.004

X01-0208 change TPAD1 to 20.K0464.004

X01-0216 Modify pin define error

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Key Board/Touch Pad**
Size: A3 Document Number: **Enrico Caruso 14** Rev: **A00**
Date: Wednesday, April 13, 2011 Sheet: 69 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Hall Sensor

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011Sheet 70 of 105



DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Debug connector

Size
A3

Document Number

Enrico Caruso 14

Rev

A00

Date: Wednesday, April 13, 2011

Sheet 71 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Enrico Caruso 14	A00

Date:	Wednesday, April 13, 2011	Sheet	72	of	105
-------	---------------------------	-------	----	----	-----

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3



Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011


Rev
A00

Sheet 73 of 105

SSID = SDIO



0810 Vendor Recommend




For EMI

11/18 Dummy EC7401, EC7403

11/20 vendor recommend to reserve 5P

X01-0216 stuff EC7401~EC7410 for EMI



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
SD/XD/MS/MMC Card CONN		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date:	Wednesday, April 13, 2011	Sheet 74 of 105

SSID = ExpressCard

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Express Card
Enrico Caruso 14

Date: Wednesday, April 13, 2011

Rev
A00

Sheet 75 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011

Rev
A00

Sheet 76 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A3	Document Number Enrico Caruso 14	Rev A00
------------	--	-------------------

Date: Wednesday, April 13, 2011	Sheet 77 of 105
---------------------------------	-----------------

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011

Rev
A00

Sheet 78 of 105

SSID = User.Interface

(Blanking)

DN15ATI Whistler

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Free Fall Sensor			
Size A3	Document Number Enrico Caruso 14		Rev A00
Date: Wednesday, April 13, 2011		Sheet 79	of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011Sheet 80 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011

Rev
A00


Sheet 81 of 105

11/1 Stuff TR8201, TR8202 for EMI




A00-0406 remove R8201, R8202, R8203, R8204 pad
A00-0320 Change TR8201, TR8202 to 120ohm.
A00-0408 Swap net for layout


12/6 swap net for layout



11/1 Add EC2901~EC2904 for EMI request



IOBD1 is for USB board




11/10 modify B2B CONN and pin define

X01-0214 add AFTP8201~8210

X02-0309 Del AFTP8201~8210

IOBD2 is for Audio board




12/10 Change pin defien for audio board routing smooth.

12/14 Change IOBD2 to 20.K0429.016 and change pin define.

X02-0309 Del AFTP8201~8210

<Core Design>

SSID = VIDEO




PCI EXPRESS INTERFACE

VGA1


P/N: FJPPJ

11/18 Del R8322 and dummy R8324, U8301, U8302

X02-0311 Change R8316, R8331 to short pad



CONFIGURATION STRAPS				RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 3K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE	
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS		RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing		X	1
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled		X	1
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCIe device as 2.5GT/s capable at power on. 1:Advertises the PCIe device as 5.0GT/s capable at power on.		0	0
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.		?	0
GPIO8_ROMSO	GPIO8	RESERVED		0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller		0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size		X X X	0 0 1 (2.56MB)
GPIO21_BB_EN	GPIO21	RESERVED		0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device		X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.		X	0
RSVD	H2SYNC	RESERVED		0	0
RSVD	GENERICC	RESERVED		0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI		X	1
AUD[0]	VSXNC			X	1



Signal	Normal mode	Debug mode	pilot run mode
TESTEN	"1" (PU)	"1" (PU)	"0" (PD)
JTAG_TRST#	"0" (PD)	"1" (PU)	NC
JTAG_TCK	CLK	"1" (PU)	NC
JTAG_TMS	"1" (PU)	"1" (PU)	NC

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsin 221, Taiwan, R.O.C.


GPU PCIe/STRAPPING(1/5)

Enrico Caruso 14

Date: Wednesday, April 13, 2011 Sheet 83 of 105


SSID = VIDEO

PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC



DDR3/GDDR3 Memory Stuff Option (ROBSON-S3/SEYMOUR-XT-S3)

	DDR5	DDR3
MVDDQ	1.5V	1.5V/1.8V
Ra	40.2R	40.2R
Rb	100R	100R




DPC_CALR (Park/Robson-S3):
Analog calibration.
Connect DPxx_CALR to GND through a 150-
resistor.


**This basic topology should be used for DRAM_RST for
DDR3/GDDR3/GDDR5. These Capacitors and Resistor values
are an example only. The Series R and || Cap values
will depend on the DRAM load and will have to be
calculated for different Memory ,DRAM Load and board
to pass Reset Signal Spec.

Designator	For SEYMOUR	For Robson
R_MEM_1	10R	10R
R_MEM_2	50R	50R
R_MEM_3	5K	5K
C_MEM	120pF	120pF


Place all these components very close to GPU
(Within 25mm) and keep all component close
to each Other (within 5mm) except R_MEM_2



P/N: FJPPJP



For normal GPU operation, these signals can be left
floating (do not populate the capacitors and resistors).



2010/07/06
Schematics check list:
A pull-down resistor is required.

DN15AT1 Whistler


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title GPU Memory(2/5)
Size Custom Document Number Enrico Caruso 14 Rev A00
Date: Wednesday, April 13, 2011 Sheet 84 of 105

MEMORY ID Table	
DVDPDATA[3:0]	Description
0000	DDR3 SAMSUNG-K4W1G1646G-BC11 (900MHz) 64M*16
0001	DDR3 Hynix-H5TQ1G63DFR-11C (900MHz) 64M*16
0010	DDR3 SAMSUNG K4W2G1646C-BC11 (900MHz) 128M*16
0011	DDR3 Rynix-H5TQ2G63BFR-11C (900MHz) 128M*16

DVDPDATA[0:3] Default: Pull down

For Seymour,
DPC_PVDD is DPC_VDD18 2010/06/11
DPC_PVSS and all DPC_VSSR are DP_VSSR




X01: dummy VGA thermal circuit based on DN15
11/18 Del C8529 to follow DN13

GPIO_6, GPIO_15 PWRCTRL_0, GPIO_16 SSIN, GPIO_20 PWRCTRL_1
Voltage control signals for the core (VDDC and VDDCI).
At Reset, these signals will be inputs with weak internal pull-down resistors.
VDDCI can define all voltage control signals to be either 3.3V or open drain outputs (all signals must be the same type). The output state (high/low) of these signals is programmable for each PowerPlay state.




11/18 Del 27M CLK circuit from PCH


2010/07/06
Schematics check list:
A 1-ohm resistor must be connected between XTALIN and XTALOUT when a crystal is used.




MEM_ID Control



2010/07/07 Remove TP8517, TP8518, TP8506, TP8519, TP8512
Vendor suggest to reserve test point 09/06



PLACE VREFG DIVIDER AND CAP CLOSE TO ASIC




Clock input Configuration -GDDR3/DDR3
a) 27MHz crystal connected to XTALIN or XTALOUT or
b) 27MHz (1.8V) oscillator connected to XTALIN or
c) 27MHz (3.3V) oscillator connected to XO_IN (Park, Madison, and Broadway only)

11/2 Stuff X8501, R8502 C8524, C8525


11/29 change X8501 to 82.30034.641

SSID = VIDEO


VGA18




DVO



DPC




VGA1




P/N: FJFJJP


2 OF 2




DVO



DPC



VGA1




P/N: FJFJJP

LVDS Interface


VGA18




DVO




DPC




VGA1



P/N: FJFJJP



VGA1



P/N: FJFJJP

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

GPU DP/LVDS/CRT/GPIO(3/5)




Document Number

Enrico Caruso 14

Rev A00

Date: Wednesday, April 13, 2011

SSID = VIDEO



	PX_EN	8209A_EN/DEM_VGA	D5V_VGA_PWOK_R	PX_EN#	PX_EN#
Non-BACO	0	1	1	0	1
BACO	1	0	0	1	0


PX_EN# = High, BIF_VDDC = 1V_VGA_S0
PX_EN## = High, BIF_VDDC = VGA_CORE

<Core Design>




Title			
GPU_POWER(4/5)			
Size A2	Document Number	Rev	
	Enrico Caruso 14	A00	
Date:	Wednesday, April 13, 2011	Sheet	86 of 105

SSID = VIDEO





Vendor suggest
09/23

LVDS mode (1.8V@440mA DPEF_VDD18)
DP mode (1.8V@300mA DPEF_VDD18)




2010/07/09 N11 and N12: in Seymour is NC




P/N: FJPJP

Vendor suggest
9/23



11/18 Del R8709, C8710,C8711

Vendor suggest
09/23



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU DPPWR/GND(5/5)Size
A3

Document Number


Enrico Caruso 14

A00




Date: Wednesday, April 13, 2011

Sheet 87 of 105

SSID = VIDEO



X01-0211 change VRAM symbol for layout (larger package)



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	
--------------	--

GPU-VRAM1,2 (1/4)

Size

Document Number	
-----------------	--

Custom

Enrico Caruso 14

A00

Date: _____

Wednesday, April 13.

Sheet 1

of

05

SSID = VIDEO

Simulation 10/07



12/28 Yellow mark for OPI change

Simulation 10/07

Simulation 10/07

12/28 Yellow mark for OPI change

X01-0211 change VRAM symbol for layout (larger package)



DN15ATI Whistler

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM3,4 (2/4)**

Size: Custom Document Number: **Enrico Caruso 14** Rev: **A00**

Date: Wednesday, April 13, 2011 Sheet: 89 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM5,6 (3/4)

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011

Sheet 90 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM7,8 (4/4)

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011Sheet 91 of 105

Design Current = 13.6A
21.3A < OCP < 25.3A

```
X01-0217 change PT9202 -->79.33719.20L
PT9203 -->79.33719.L01
```

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: 0.68UH PCB0603T-R68M5 Cyntec 4.8mohm/5.3mohm Isat =17Arms 68.R6810.20J
O/P cap: 330U2V EEFX0D331R 15mohm 2.7Arms Panasonic/79.33719.20D
H/S: SR172DP / 10.3mohm/12.4mohm@4.5Vgs/ 84.00172.037
L/S: SR460DP / 0.49mohm/0.61mohm@4.5Vgs/ 84.00460.037

$$V_{out} = 0.75V * (R1 + R2) / R2$$

11/15

RT8208B for Seymour-XT

PWRCNTL_1	PWRCNTL_0	VGA_CORE_PWR
L	L	1.05V
L	H	1.0V
H	H	0.9V

RT8208B for Robson-XT

PWRCNTL_1	PWRCNTL_0	VGA_CORE_PWR
L	L	1.12V
H	L	0.95V
H	H	0.9V

For Robson:
PR9218=10K
PR9213=49.9K
PR9211=150K
PR9210=44.2K



&ltCore Design>



Title **RT8208B +VGA CORE**



Size A2	Document Number Enrico Caruso 14	Rev A00
Date: Wednesday, April 13, 2011		Sheet 92 of 105

Change DUMMY Reference Name to PX_BACO





	DGPU_PWR_EN#
dGPU mode	L
IGPU	H
IGPU with BACO	L


AO4468, SO-8
Id=??A, Qg=9~12nC
Rdson=17.4~22m ohm



change low $R_{ds(on)}$ MOSFET



Park_Madison Does Not Support BACO, So follow Old Sequence
Seymour_Whistler_Robson Support BACO, So Change Sequence



(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011

Rev
A00

Sheet 94 of 105

LVDS Switch

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011

CRT Switch

Rev
A00

Sheet 95 of 105

SSID = SDIO

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TOUCH PANEL


Size
A3

Document Number
Enrico Caruso 14


Rev
A00

Date: Wednesday, April 13, 2011

Sheet 96 of 105



X01-0208 stuff SPR1 and add SPR2



SSID = Mechanical

12/17 add SPR1 for EMI


12/21 change SPR1 to 34.4B312.002

12/22 change SPR1 to 34.39S07.003


X01-0211 change SPR2, SPR3 to 34.4B312.002

X01-0210 add SPR3


For CPU BRACKET



VGA Stand-Off





PCH Stand-Off




A00-0412 dummy H12, H13 for remove PCH Heatsink

A00-0413 change H12 to 34.4HL17.001



X01-0211 add SPR4, SPR5

12/2 Delete SPR1, SPR2




12/15 Stuff EC9727

12/17 Add EC9741

12/6 Add EMI capacities

12/20 change EMI caps to 0402 package



X01-0208 add EC9742~EC9746

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title UNUSED PARTS/EMI Capacitors		
Size A3	Document Number Enrico Caruso 14	Rev A00
Date: Wednesday, April 13, 2011	Sheet 97	of 105


Huron River Platform Power Sequence

(AC mode)

red word: KBC GPIO




Robson XT Power-Up/Down Sequence



For power-down, reversing the ramp-up sequence is recommended.


(DC mode)

red word: KBC GPIO




This signal represents the Power Good for all the non-CORE and non-graphic power rails.

Wistron HURON RIVER POWER UP SEQUENCE DIAGRAM



Power Up Sequence: -8 ~ 13

<http://laptop-motherboard-schematic.blogspot.com/>



Power Shape

Regulator

LDO

Switch

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Block Diagram

Size
A3

Document Number

Enrico Caruso 14


Rev

A00



Date: Wednesday, April 13, 2011

Sheet 100 of 105


PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



DATA	PAGE	Change Description	Version
12/28	85	dummy VGA thermal circuit	X01
12/28	86	modify to DGPU_PWROK	X01
12/28	86	add capacity for BIF_VDDC	X01
12/28	93	dummy PR9326	X01
1/14	93	modify CS#, WP#	X01
1/27	5	Add C504 for noise couple.	X01
1/27	8	Stuff C812, C822, C831, C834 for VCC core noise issue.	X01
1/27	27	Del R2757 to follow standard 10mW circuit	X01
1/27	31	change Q3101 base power rail for leakage issue.	X01
1/27	40	X01-0127 DY PQ4007, PR4038, PR4039 for new version BQ24707	X01
2/8	21	Add RN2101, R2127 for LPC EA result	X01
2/8	27	Dummy R2769	X01
2/8	50	change R5002, R5003 to 33R	X01
2/8	69	TPAD1 to 20.K0464.004	X01
2/8	27	change R5002, R5003 to 33R	X01
2/8	97	add EC9742~EC9746	X01
2/8	97	stuff SPR1 and add SPR2	X01
2/9	28	dummy U2805 circuit	X01
2/9	46	PT4603 UMA-->220uF DIS-->470uF	X01
2/9	48	dummy PC4809 for BBU result.	X01
2/10	5	Merge R512 R514	X01
2/10	21	change RN2101 to RN2104 RN2105	X01
2/10	27	change R2724 to meet X01 PCB ver	X01
2/10	46	del PT4602	X01
2/10	46	change PC4610 from 0.22uF to 10uF	X01
2/10	97	add SPR3	X01
2/10	21	Merge R5115 R2116	X01
2/11	31	add C3122 for soft-sart	X01
2/11	59	Add EMI solution for Surge	X01
2/11	19,27	Change R1925, R1924, R1906, R1913, R2720, R2758, R2759, R2760 to short-pad	X01
2/14	82	add AFTP8201~8210	X01

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size
A3

Document Number

Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011

Sheet 103 of 105

DATA	PAGE	Change Description	Version
0212	40	Change charger IC to new version	X01
0302	31	Dummy PCIE_CLK_LAN_REQ# circuit	X02
0302	86	Add R8605, R8609 PU 5V for lower Rdson	X02
0303	14,15,17,18 19,22,23,24 27,29,31,36 37,50,51,68	Change R1404, R1405,R1504, R1503,RN1704, R1807, R1903, R1910, R1912, R2214, R2304, R2305, R2306, R2307, R2404, R2405, R2406, R2409, R2702, R2735,R2762, R2756, R2911,R2914, R2917, R3104, R3115, R3117, R3614, R3710, RN5010, RN5117, R6811, R6813, R6804, R6805 0R to short pad	X02
0309	86	Change AFTP test point to follow DV14 AMD	X02
0310	41,45,92,97	Stuff PC4120, EC4501, PC9205, EC9708, EC9709, EC9714, EC9715, EC9716, EC9717, EC9718, EC9720, EC9724, EC9725, EC9740	X02
0311	28	Add R2816& R2817 to option VGA_THRM and DY the circuit	X02
0311	83	Change R8316, R8331 to short pad	X02
0311	59	Change GDT5901& GDT5902 to GD5901& GD5902	X02
0311	18	dummy R1804	X02
0311	31	add rest circuit to provent leakage.	X02
0311	32	Stuff TR3201 and change symbol to 68.00201.141	X02
0314	38	Del short pad PAD1 to prevent system burn.	X02
0314	97	Stuff SPR2	X02
0314	61,97	Stuff EC9722,C6106	X02
0314	36	Change U3606 footprint.	X02
0315	58	Change MIC2 to 20.F1889.002	X02
0315	88,89	Modify VRAM property PN and footprint	X02
0315	32,59	Modify part reference problem of ER5912& TR3201.	X02
0316	68	Modify WLED1 cirucit for brightness.	A00
0320	31	Change R3118 for LOM power sequence	A00
0320	49	Change TR4901 to 120ohm.	A00
0320	61	Change TR601 120ohm.	A00
0320	68	Change resistor for LED brightness	A00
0320	82	Change TR8201, TR8202 to 120ohm.	A00
0320	83	Dummy R8302 for disable de-emphasis	A00
0329	27	change R2735 to 10R and C2711 to 220p	A00
0329	68	Change R6814 to 10KR	A00
0406	97	Dummy SPR2	A00
0406	32, 49, 61, 65,82	Remove R3206, R3207, R4903, R4904, R6102, R6103, TR6501, R8201, R8202, R8203, R8204 PAD	A00

DN15AT1 Whistler

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Change History		
Size A3	Document Number Enrico Caruso 14	Rev A00
Date: Wednesday, April 13, 2011	Sheet 104 of	105

