





GSM/EDGE RX

ANT SWITCH




Ref Designator=ANT1102



MODE	ANT_SEL0	ANT_SEL1	ANT_SEL2	ANT_SEL3
GSM850/900 (TX1)	H	H	L	L
DCS1800/PCS1900 (TX2)	H	L	L	L
IMT_(TRX1)	L	L	H	L
U_B5_(TRX2)	H	L	H	L
U_B8_(TRX3)	H	H	H	L
U_B2_(TRX4)	H	L	H	H
RX_PCS1900_(RX2)	L	H	L	L
RX_DCS1800_(RX1)	L	H	H	L
U_B4_(TRX5)	H	H	H	H



	Sign	Date	Type:
Drawn By			Draw No: Schematic1
Checked By			Sheet of 2 Ver:
Standard By			
Approved By			










	Sign	Date	Type:	
Drawn By			Draw No: 213005	
Checked By			Sheet	3 of 3 3_TB334339_4 Ver:
Standard By				
Approved By				


WTR POWER DISTRIBUTION 1.3V




U1500
WTR-1605-0-142



WTR POWER DISTRIBUTION 2.05V(Rev.B)







WTR POWER DISTRIBUTION 1.8V



	Sign	Date	Type:
Drawn By			Draw No: Schematic1
Checked By			Sheet 6 of 6
Standard By			WTR1605L_POWER
Approved By			






	Sign	Date	Type:
Drawn By			Draw No: Schematic1
Checked By			Sheet 7 of 7 WTR160SL RVer:
Standard By			
Approved By			

F


F

	Sign	Date	Type:	
Drawn By			Draw No: 213005	
Checked By			Sheet 6 of 6	Ver: BWS2
Standard By				
Approved By				

NFC




GPS




	Sign	Date	Type:	
Drawn By			Draw No: 213005TD	
Checked By			Sheet 7_NFC ^{OF} GP31	Ver:
Standard By				
Approved By				


SIM CARD



MDM JTAG DEBUG




APQ8064 JTAG DEBUG




	Sign	Date	Type:		
Drawn By			Draw No: Schematic1		
Checked By			Sheet	28 of 28	Ver:
Standard By					
Approved By					


PM8018 : CONTROL




PM8018 : GND




PM8018 : CLOCKS



PM8018 : GPIO AND MPPS



PM8018 REGULATORS




NOTE:
For expected voltages on output regulators S1, S5, L9, L10, L11 and L12, please refer to Section 3.2.2 in 80-N5576-47 document (the voltages are not static and are subject to voltage scaling).


	Sign	Date	Type:
Drawn By			Draw No: Schematic1
Checked By			Sheet 10 of 10 Ver:
Standard By			oppo
Approved By			

	Sign	Date	Type:		
Drawn By			Draw No: Schematic1		
Checked By			Sheet	6 of 6	Ver:
Standard By					
Approved By					



Battery Connector



USB Connector



Circuit of Charge






	Sign	Date	Type:
Drawn By			Draw No: Schematic1
Checked By			Sheet 20 of 20 Ver:
Standard By			oppo
Approved By			

PM8921 : AMUX, CLK AND MPPS


モジュール 一覧

EVB EVT DVT PVT


部品名	EVB	EVT	DVT	PVT
マイコン	24K	47K	100K	150K
マイコン	100K	100K	100K	100K
マイコン	1.452V	1.224V	0.9V	0.72V



RESET





RESET



	Sign	Date	Type:
Drawn By			Draw No: Schematic1
Checked By			Sheet 15 of 15 Ver:
Standard By			
Approved By			

oppo



	Sign	Date	Type:		
Drawn By			Draw No: Schematic1		
Checked By			Sheet	19 of 19	Ver:
Standard By					
Approved By					



A



	Sign	Date	Type:		
Drawn By			Draw No: Schematic1		
Checked By			Sheet	16 of 16	Ver:
Standard By					
Approved By					

APQ8064 : GPIOs

EMMC




and the chip should have no special requirement on 1.8V/2.95V power on sequence (which is fixed by our pmic, some eMMC has special requirement on it, most has no requirement on it)

If fast boot is required, external PU on BOOT_CONFIG[6] should be installed.
Since BOOT_CONFIG[6] GPIO_4 is also used for CAM_MCLK1 and depending on the camera sensor there is a possibility the sensor is in an undefined state and can sink current from CAM_MCLK1 when FET is ON. This will bring down the voltage on BOOT_CONFIG[6] which could potentially cause boot failure. To avoid this problem, GPIO_2 can be used for CAM_MCLK1 instead.

BOOT_CONFIG[6]	0=Secure Boot
	1=Fast Boot

BOOT_CONFIG[5:0]=000011 for eMMC boot,000010 for SDC3 followed by SDC2



G12	NC_0	NC_62	M13
H12	NC_1	NC_63	L12
G1	NC_2	NC_64	L13
J1	NC_3	NC_65	K13
G2	NC_4	NC_66	K14
J2	NC_5	NC_67	E14
H2	NC_6	NC_68	E13
H3	NC_7	NC_69	D12
L1	NC_8	NC_70	D13
K1	NC_9	NC_71	C13
N11	NC_10	NC_72	B12
J12	NC_11	NC_73	B10
F12	NC_12	NC_74	C10
B11	NC_13	NC_75	C12
M11	NC_14	NC_76	B11
J13	NC_15	NC_77	C8
F13	NC_16	NC_78	B9
A11	NC_17	NC_79	B8
G14	NC_18	NC_80	C8
M2	NC_19	NC_81	B7
F1	NC_20	NC_82	C7
P11	NC_21	NC_83	C2
G13	NC_22	NC_84	C3
P8	NC_23	NC_85	M3
N13	NC_24	NC_86	N3
C14	NC_25	NC_87	C3
B13	NC_26	NC_88	D1
A8	NC_27	NC_89	D2
H1	NC_28	NC_90	D3
H13	NC_29	NC_91	E3
K2	NC_30	NC_92	F3
G1	NC_31	NC_93	F2
A10	NC_32	NC_94	B14
M1	NC_33	NC_95	C5
H14	NC_34	NC_96	C6
P9	NC_35	NC_97	C5
P12	NC_36	NC_98	K6
D14	NC_37	NC_99	K7
N6	NC_38	NC_100	K10
L14	NC_39	NC_101	A13
A9	NC_40	NC_102	A1
F14	NC_41	NC_103	H5
A12	NC_42	NC_104	A2
J14	NC_43	NC_105	A6
A9	NC_44	NC_106	A7
D4	NC_45	NC_107	E5
P1	NC_46	NC_108	E8
A14	NC_47	NC_109	E9
A1	NC_48	NC_110	F10
P14	NC_49	NC_111	F11
H7	NC_50	NC_112	F12
N7	NC_51	NC_113	F13
N8	NC_52	NC_114	F14
H8	NC_53	NC_115	G3
N9	NC_54	NC_116	G10
N9	NC_55	NC_117	H14
N10	NC_56	NC_118	P2
N10	NC_57	NC_119	P7
N12	NC_58	NC_120	P10
N12	NC_59	NC_121	P13
N12	NC_60	NC_122	
N12	NC_61		



THGBMAG7A2JBAlR

	Sign	Date	Type:
Drawn By			Draw No: A2SHEET
Checked By			Sheet 1 of 2 Ver:
Standard By			oppo
Approved By			

APQ8064: MIPI



APQ8064: LVDS, HDMI

イ録おリ100キムハハイ録おリス'ラ'マ'ウ、ハヤ 0.67mmJキヌイ録おリハ'マ'ウ、ハヤ 1.3mm




APQ8064 : USB, GPS AND WLAN

APQ8064 : PCIE AND SATA



	Sign	Date	Type:
Drawn By			Draw No: Schematic1
Checked By			Sheet 18 of 18 Ver:
Standard By			oppo
Approved By			



APQ8064 : DECOUPLING CAPS



	Sign	Date	Type:		
Drawn By			Draw No: Schematic1		
Checked By			Sheet	13 of 13	Ver:
Standard By					
Approved By					


APQ8064 : POWER 2

APQ8064 : DECOUPLING CAPS




	Sign	Date	Type:
Drawn By			Draw No: Schematic1
Checked By			Sheet 21 of 21 Ver:
Standard By			oppo
Approved By			


LCD ; À5V




LCD connector




LCD BL




Sub board connector



Back TP IC



Back TP connector



	Sign	Date	Type:	
Drawn By			Draw No: Schematic1	
Checked By			Sheet 29 of 29	Ver:
Standard By				
Approved By				

A

B

C

D

E

F

A

B




C

D

E

F

WCD9310 POWER OPTIONS



Note1:Bandgap cap C3303の値は、ND_CCOMPを参照してください

Note2: リンク CD9310のマイコンの内部にC3306 > C3307 > C3308 > C3309

WCD3660 Power Tree

VDD_BAT(Pin 63)	VPH_PWR
VDD_TXADC(Pin 41)	VREG_L25_1P225
VDD_DIG(Pin 26)	
VDD_CP(Pin3)	VREG_S4_1P8
VDDA_IO(Pin33)	
VDDA_RX(Pin30)	
VDDA_TX(Pin64)	

WCD3660 Frequency Table

Name	Clock Source Active Mode	Frequency(MHz)
System Clock	GPIO_39(APQ8064)	12.288
MBHC	MCLK	12.288
TxADC	MCLK/2	6.144
RxDAC	MCLK/2	6.144
SLIMbus Clock	MSM LPASS	24.576
Standby Mode		
System Clock	RC oscillator	12.288
MBHC	RC oscillator	12.288
AUX_PGA	RC oscillator	12.288
Charge Pump	RC oscillator	12.288

WCD3660 Power Consumption

Scenario	Test Conditions	Typical Current(uA)						
		VBAT(3.8V)	VDD_TXADC(1.2V)	VDD_DIG(1.2V)	VDD_CP(1.8V)	VDD_IO(1.8V)	VDD_RX and VDD_TX(1.8V)	Max Current
Reset	WCD in reset (reset pin held high), MCLK off	0.45	2.86	0.05	0.04	0.16	5.36	
Standby (idle)	WCD taken out of reset, MCLK off	1.8	0.44	2.86	0.05	0.04	0.16	5.35
Stereo playback to HBB	48kHz, 24 bits, 16 R load quiescent	1.4	6.80	988.60	812.40	24.40	726.60	2560.2
mono-differential line out	48kHz, 24 bits, 10 k Ω load	4.00	3.00	640.00	4.00	40.00	1445.00	2136.00
Handset voice call	18 kHz sample rate, 16 bits	258.00	325.00	1210.00	644.00	110.00	920.00	3467
Headset voice call	stereo HPH 16R 8 kHz	568.00	159	10	783	10	981	2511
Speaker phone mode	Mono analog mic, 8 kHz, 16 bits	218	162	810	4	30	1695	2919
Stereo recording	dual analog mics capless, 16 bits, 48 kHz	324	720	3	70	523	1660	

	Sign	Date	Type:
Drawn By			Draw No: 213085
Checked By			Sheet 23 of 2300
Standard By			Ver:
Approved By			oppo

1

2

3


4

5

6


7

8




Noise MIC

BOT




Headphone MIC




	Sign	Date	Type:
Drawn By			Draw No: A2SHEET
Checked By			Sheet 24_MIC_H2SPK_VEXR
Standard By			oppo
Approved By			

OPPO Find N3 (Rev.H) USB Switch Schematic


Version: 1.0



USB SWITCH




	Sign	Date	Type:
Drawn By			Draw No: Schematic1
Checked By			Sheet 24 of 24 Ver:
Standard By			oppo
Approved By			



	Sign	Date	Type:		
Drawn By			Draw No: Schematic1		
Checked By			Sheet	26 of 26	Ver:
Standard By					
Approved By					

B

LIS3DHµÄ7Î»µØÖ·Îª0x19

**B**

C


D



501番「シイ」築材

BOOT MODE

CONF_0	CONF_1	Mode
0	0	Factory Mode
0	1	WLAN Final Test
1	0	RF mode
1	1	Ordinary Power On



VREG_L9_2P85

VREG_L9_2P85_VDD

VREG_L9_2P85

PROXIMITY_INT_N



VREG_LVS4_1P8



G3710 47P/NC

C



E

**F**




ソス鶴SP77振7pin-レナ

	Sign	Date	Type:
Drawn By			Draw No: Schematic1
Checked By			Sheet of 3 Ver:
Standard By			
Approved By			

oppo

Block diagram



	Sign	Date	Type:
Drawn By			Draw No: A2SHEET
Checked By			Sheet 1 of 2 Ver:
Standard By			oppo
Approved By			