






D

D

PDF	CSA	CONTENTS	SYNC MASTER	DATE
1	1	Table of Contents	N/A	N/A
2	2	BLOCK DIAGRAM: SYSTEM	N/A	N/A
3	4	BOM TABLES	N/A	N/A
4	6	SOC: MAIN	N/A	N/A
5	7	SOC: I/OS	N/A	N/A
6	8	SOC: NAND	N/A	N/A
7	9	SOC: DP,MIPI	N/A	N/A
8	10	SOC: DDR	N/A	N/A
9	11	SOC: IO POWER	N/A	N/A
10	12	SOC: SRAM POWER	N/A	N/A
11	13	SOC: CPU POWER	N/A	N/A
12	14	DDR: CHANNEL 0 AND 1	N/A	N/A
13	15	SOC: MISC & ALIASES	N/A	N/A
14	16	NAND: NAND	N/A	N/A
15	17	AUDIO: L81 CODEC	N/A	N/A
16	18	AUDIO: HP/DMIC FLEX CONNS	N/A	N/A
17	19	AUDIO: SPEAKER AMPS RIGHT	N/A	N/A
18	20	AUDIO: SPEAKER AMPS LEFT	N/A	N/A
19	24	SENSOR: OSCAR, GYRO, ACCEL	N/A	N/A
20	25	SENSOR: HALL EFFECT	N/A	N/A
21	26	IO: BUTTON FLEX CONN	N/A	N/A
22	27	CAMERA: FF AND ALS CONN	N/A	N/A
23	28	CAMERA: REAR CONN	N/A	N/A
24	29	SENSOR: COMPASS	N/A	N/A
25	30	CELL: SYSTEM & DEBUG CONNECTORS	RADIO_MLB_72_B7	06/03/2013

PDF	CSA	CONTENTS	SYNC MASTER	DATE
26	32	CELL: BASEBAND PMU (1 OF 2)	RADIO_MLB_72_B7	06/03/2013
27	33	CELL: BASEBAND PMU (2 OF 2)	RADIO_MLB_72_B7	06/03/2013
28	34	CELL: BASEBAND (1 OF 2)	RADIO_MLB_72_B7	06/03/2013
29	35	CELL: BASEBAND(2 OF 2)	RADIO_MLB_72_B7	06/03/2013
30	36	CELL: TRANSCEIVER (1 OF 2)	RADIO_MLB_72_B7	06/03/2013
31	37	CELL: TRANSCEIVER (2 OF 2)	RADIO_MLB_72_B7	06/03/2013
32	38	CELL: TRANSCEIVER MATCHING	RADIO_MLB_72_B7	06/03/2013
33	39	CELL: SAW BANK	RADIO_MLB_72_B7	06/03/2013
34	40	CELL: BAND 1/4 PAT	RADIO_MLB_72_B7	06/03/2013
35	41	CELL: BAND 2/3 PAD	RADIO_MLB_72_B7	06/03/2013
36	42	CELL: BAND 20 PAD	RADIO_MLB_72_B7	06/03/2013
37	43	CELL: BAND 5/8 PAD	RADIO_MLB_72_B7	06/03/2013
38	44	CELL: BAND 13/17 PAD	RADIO_MLB_72_B7	06/03/2013
39	45	CELL: PA DC/DC CONVERTER	RADIO_MLB_72_B7	06/03/2013
40	46	CELL: 2G FEM	RADIO_MLB_72_B7	06/03/2013
41	47	CELL: RX DIVERSITY	RADIO_MLB_72_B7	06/03/2013
42	48	CELL: GPS	RADIO_MLB_72_B7	06/03/2013
43	49	CELL: ANTENNA FEEDS	RADIO_MLB_72_B7	06/03/2013
44	51	CELL: SIM FLEX CONN	N/A	N/A
45	56	SENSOR: PROX AD7149	N/A	N/A
46	58	WIFI/BT: MODULE	WIFI_DEV	05/21/2013
47	60	IO: TRISTAR	N/A	N/A
48	61	IO: FILTERING	N/A	N/A
49	62	IO: FLEX HOTBAR PADS	N/A	N/A
50	63	IO: HOME BUTTON FILTERS	N/A	N/A


PDF	CSA	CONTENTS	SYNC MASTER	DATE
51	65	GRAPE: 1V8 POWER SWITCH	N/A	N/A
52	66	GRAPE: CUMULUS	N/A	N/A
53	70	DISPLAY: EDP CONN	N/A	N/A
54	75	POWER: BATTERY CONNECTOR	N/A	N/A
55	81	PMU: ANYA PAGE 1	N/A	N/A
56	82	PMU: ANYA PAGE 2	N/A	N/A
57	83	PMU: ANYA PAGE 3	N/A	N/A
58	84	PMU: ANYA PAGE 4	N/A	N/A
59	90	SOC: DEBUG	N/A	N/A
60	93	TEST: TP/HOLES/FIDUCUALS	N/A	N/A
61	94	TEST: EE TP/PP	N/A	N/A
62	121	POWER: ALIASES	N/A	N/A
63	150	CONSTRAINTS: MLB RULES	N/A	N/A
64	151	CONSTRAINTS: LOW SPEED BUS	N/A	N/A
65	152	CONSTRAINTS: DISPLAY/AUDIO	N/A	N/A
66	153	CONSTRAINTS: DDR/FMI	N/A	N/A
67	154	CONSTRAINTS: POWER / GND	N/A	N/A
68	157	CONSTRAINTS: RF	N/A	N/A
69	158	CONSTRAINTS: WIFI/BT	WIFI_DEV	05/21/2013


C



B

B

A







D

D


C

C

B

B

A



A




7

6

5

4

3



OMIT_TABLE

U0600
ALCATRAZ
DISCRETE
FBGA
(14 OF 14)

06 01 12

OUT

DDR0_CA<0>

AP27

DDR0_CA0

06 01 12

OUT

DDR0_CA<1>

AR27

DDR0_CA1

06 01 12

OUT

DDR0_CA<2>

AT27

DDR0_CA2

06 01 12

OUT

DDR0_CA<3>

AR26

DDR0_CA3

06 01 12

OUT

DDR0_CA<4>

AT26

DDR0_CA4

06 01 12

OUT

DDR0_CA<5>

AR20

DDR0_CA5

06 01 12

OUT

DDR0_CA<6>

AT20

DDR0_CA6

06 01 12

OUT

DDR0_CA<7>

AT19

DDR0_CA7

06 01 12

OUT

DDR0_CA<8>

AR19

DDR0_CA8

06 01 12

OUT

DDR0_CA<9>

AP19

DDR0_CA9

06 01 12

OUT

DDR0_CKE<0>

AR24

DDR0_CKE0

06 01 12

OUT

DDR0_CKE<1>

AT24

DDR0_CKE1

06 01 12

OUT

DDR0_CSN<0>

AR25

DDR0_CSN0

06 01 12

OUT

DDR0_CSN<1>

AT25

DDR0_CSN1

06 01 12

OUT

DDR0_DM<0>

D11

DDR0_DM0

06 01 12

OUT

DDR0_DM<1>

D9

DDR0_DM1

06 01 12

OUT

DDR0_DM<2>

C15

DDR0_DM2

06 01 12

OUT

DDR0_DM<3>

D7

DDR0_DM3

06 01 12

B1

DDR0_DQ<0>

B15

DDR0_DQ0

06 01 12

B1

DDR0_DQ<1>

D14

DDR0_DQ1

06 01 12

B1

DDR0_DQ<2>

B14

DDR0_DQ2

06 01 12

B1

DDR0_DQ<3>

D13

DDR0_DQ3

06 01 12

B1

DDR0_DQ<4>

B13

DDR0_DQ4

06 01 12

B1

DDR0_DQ<5>

D12

DDR0_DQ5

06 01 12

B1

DDR0_DQ<6>

C12

DDR0_DQ6

06 01 12

B1

DDR0_DQ<7>

B12

DDR0_DQ7

06 01 12

B1

DDR0_DQ<8>

C11

DDR0_DQ8

06 01 12

B1

DDR0_DQ<9>

B11

DDR0_DQ9

06 01 12

B1

DDR0_DQ<10>

D10

DDR0_DQ10

06 01 12

B1

DDR0_DQ<11>

B10

DDR0_DQ11

06 01 12

B1

DDR0_DQ<12>

B9

DDR0_DQ12

06 01 12

B1

DDR0_DQ<13>

D8

DDR0_DQ13

06 01 12

B1

DDR0_DQ<14>

C8

DDR0_DQ14

06 01 12

B1

DDR0_DQ<15>

B8

DDR0_DQ15

06 01 12

B1

DDR0_DQ<16>

D18

DDR0_DQ16

06 01 12

B1

DDR0_DQ<17>

B18

DDR0_DQ17

06 01 12

B1

DDR0_DQ<18>

D17

DDR0_DQ18

06 01 12

B1

DDR0_DQ<19>

B17

DDR0_DQ19

06 01 12

B1

DDR0_DQ<20>

D16

DDR0_DQ20

06 01 12

B1

DDR0_DQ<21>

C16

DDR0_DQ21

06 01 12

B1

DDR0_DQ<22>

B16

DDR0_DQ22

06 01 12

B1

DDR0_DQ<23>

D15

DDR0_DQ23

06 01 12

B1

DDR0_DQ<24>

C7

DDR0_DQ24

06 01 12

B1

DDR0_DQ<25>

B7

DDR0_DQ25

06 01 12

B1

DDR0_DQ<26>

D6

DDR0_DQ26

06 01 12

B1

DDR0_DQ<27>

B6

DDR0_DQ27

06 01 12

B1

DDR0_DQ<28>

D5

DDR0_DQ28

06 01 12

B1

DDR0_DQ<29>

B5

DDR0_DQ29

06 01 12

B1

DDR0_DQ<30>

D4

DDR0_DQ30

06 01 12

B1

DDR0_DQ<31>

B4

DDR0_DQ31

06 01 12

B1

DDR0_DQS_P<0>

A14

DDR0_PDQS0

06 01 12

B1

DDR0_DQS_P<1>

A9

DDR0_PDQS1

06 01 12

B1

DDR0_DQS_P<2>

A18

DDR0_PDQS2

06 01 12

B1

DDR0_DQS_P<3>

A5

DDR0_PDQS3

06 01 12

B1

DDR0_DQS_N<0>

A13

DDR0_NDQS0

06 01 12

B1

DDR0_DQS_N<1>

A10

DDR0_NDQS1

06 01 12

B1

DDR0_DQS_N<2>

A17

DDR0_NDQS2

06 01 12

B1

DDR0_DQS_N<3>

A6

DDR0_NDQS3

06 01 12

OUT

DDR0_CK_P

AT22

DDR0_CK

06 01 12

OUT

DDR0_CK_N

AR22

DDR0_CKB

06 01 12

OUT

DDR0_VDD_CKE

AP23

DDR0_VDD_CKE

06 01 12

OUT

DDR1_VDD_CKE

R34

DDR1_VDD_CKE

06 01 12

DDR0_CA_ZO_SOC

AN22

DDR0_RREF_CA

06 01 12

DDR1_CA_ZO_SOC

T33

DDR1_RREF_CA

06 01 12

DDR0_DQ_ZO_SOC

F12

DDR0_RREF_DQ

06 01 12

DDR1_DQ_ZO_SOC

R6

DDR1_RREF_DQ

06 01 12

PPVREF_DDR0_CA_SOC

AP22

DDR0_VREF_CA

06 01 12

PPVREF_DDR1_CA_SOC

T34

DDR1_VREF_CA

06 01 12

PPVREF_DDR0_DQ_SOC

F13

DDR0_VREF_DQ

06 01 12

PPVREF_DDR1_DQ_SOC

P6

DDR1_VREF_DQ

DDR1_CA0

L34

DDR1_CA<0>

OUT

12 01 06

DDR1_CA1

L35

DDR1_CA<1>

OUT

12 01 06

DDR1_CA2

L36

DDR1_CA<2>

OUT

12 01 06

DDR1_CA3

M35

DDR1_CA<3>

OUT

12 01 06

DDR1_CA4

M36

DDR1_CA<4>

OUT

12 01 06

DDR1_CA5

V35

DDR1_CA<5>

OUT

12 01 06

DDR1_CA6

V36

DDR1_CA<6>

OUT

12 01 06

DDR1_CA7

W36

DDR1_CA<7>

OUT

12 01 06

DDR1_CA8

W35

DDR1_CA<8>

OUT

12 01 06

DDR1_CA9

W34

DDR1_CA<9>

OUT

12 01 06

DDR1_CKE0

P35

DDR1_CKE<0>

OUT

12 01 06

DDR1_CKE1

P36

DDR1_CKE<1>

OUT

12 01 06

DDR1_CSN0

N35

DDR1_CSN<0>

OUT

12 01 06

DDR1_CSN1

N36

DDR1_CSN<1>

OUT

12 01 06

DDR1_DM0

P4

DDR1_DM<0>

OUT

12 01 06

DDR1_DM1

T4

DDR1_DM<1>

OUT

12 01 06

DDR1_DM2

K3

DDR1_DM<2>

OUT

12 01 06

DDR1_DM3

V4

DDR1_DM<3>

OUT

12 01 06

DDR1_DQ0

K2

DDR1_DQ<0>

B1

12 01 06

DDR1_DQ1

L4

DDR1_DQ<1>

B1

12 01 06

DDR1_DQ2

L2

DDR1_DQ<2>

B1

12 01 06

DDR1_DQ3

M4

DDR1_DQ<3>

B1

12 01 06

DDR1_DQ4

M2

DDR1_DQ<4>

B1

12 01 06

DDR1_DQ5

N4

DDR1_DQ<5>

B1

12 01 06

DDR1_DQ6

N3

DDR1_DQ<6>

B1

12 01 06

DDR1_DQ7

N2

DDR1_DQ<7>

B1

12 01 06

DDR1_DQ8

P3

DDR1_DQ<8>

B1

12 01 06

DDR1_DQ9

P2

DDR1_DQ<9>

B1

12 01 06

DDR1_DQ10

R4

DDR1_DQ<10>

B1

12 01 06

DDR1_DQ11

R2

DDR1_DQ<11>

B1

12 01 06

DDR1_DQ12

T2

DDR1_DQ<12>

B1

12 01 06

DDR1_DQ13

U4

DDR1_DQ<13>

B1

12 01 06

DDR1_DQ14

U3

DDR1_DQ<14>

B1

12 01 06

DDR1_DQ15

U2

DDR1_DQ<15>

B1

12 01 06

DDR1_DQ16

G4

DDR1_DQ<16>

B1

12 01 06

DDR1_DQ17

G2

DDR1_DQ<17>

B1

12 01 06

DDR1_DQ18

H4

DDR1_DQ<18>

B1

12 01 06

DDR1_DQ19

H2

DDR1_DQ<19>

B1

12 01 06

DDR1_DQ20

J4

DDR1_DQ<20>

B1

12 01 06

DDR1_DQ21

J3

DDR1_DQ<21>

B1

12 01 06

DDR1_DQ22

J2

DDR1_DQ<22>

B1

12 01 06

DDR1_DQ23

K4

DDR1_DQ<23>

B1

12 01 06

DDR1_DQ24

V3

DDR1_DQ<24>

B1

12 01 06

DDR1_DQ25

V2

DDR1_DQ<25>

B1

12 01 06

DDR1_DQ26

W4

DDR1_DQ<26>

B1

12 01 06

DDR1_DQ27

W2

DDR1_DQ<27>

B1

12 01 06

DDR1_DQ28

Y4

DDR1_DQ<28>

B1

12 01 06

DDR1_DQ29

Y2

DDR1_DQ<29>

B1

12 01 06

DDR1_DQ30

AA4

DDR1_DQ<30>

B1

12 01 06

DDR1_DQ31

AA2

DDR1_DQ<31>

B1

12 01 06

DDR1_PDQS0

L1

DDR1_DQS_P<0>

B1

12 01 06

DDR1_PDQS1

T1

DDR1_DQS_P<1>

B1

12 01 06

DDR1_PDQS2

G1

DDR1_DQS_P<2>

B1

12 01 06

DDR1_PDQS3

Y1

DDR1_DQS_P<3>

B1

12 01 06

DDR1_NDQS0

M1

DDR1_DQS_N<0>

B1

12 01 06

DDR1_NDQS1

R1

DDR1_DQS_N<1>

B1

12 01 06

DDR1_NDQS2

H1

DDR1_DQS_N<2>

B1

12 01 06

DDR1_NDQS3

W1

DDR1_DQS_N<3>

B1

12 01 06

DDR1_CK

T36

DDR1_CK_P

OUT

12 01 06

DDR1_CKB

T35

DDR1_CK_N

OUT

12 01 06

AP23

DDR0_VDD_CKE

(<1MA EACH)

R34

DDR1_VDD_CKE

06 01 12

DDR0_CA_ZO_SOC

AN22

DDR0_RREF_CA

06 01 12

DDR1_CA_ZO_SOC

T33

DDR1_RREF_CA

06 01 12

DDR0_DQ_ZO_SOC

F12

DDR0_RREF_DQ

06 01 12

DDR1_DQ_ZO_SOC

R6

DDR1_RREF_DQ

06 01 12

PPVREF_DDR0_CA_SOC

AP22

DDR0_VREF_CA

06 01 12

PPVREF_DDR1_CA_SOC

T34

DDR1_VREF_CA

06 01 12

PPVREF_DDR0_DQ_SOC

F13

DDR0_VREF_DQ

06 01 12

PPVREF_DDR1_DQ_SOC

P6

DDR1_VREF_DQ

D

C

B

8


7


6


5


4


3











D

C

B

A

D

C


B



SPEAKER AMPLIFIER

APN: 353S3445
TURN ON TIME: 3.5MS
TURN ON DELAY: ?MS

75HZ +/- XXX%

GAIN	VDD	GND
12DB	NC	SHORT
9DB	NC	100K
6DB	SHORT	NC
3DB	100K	NC
0DB	NC	NC





D

D

C

C


B

B

A

HALL EFFECT

BIPOLAR ONE OUTPUT APN 353S3687



D

D

C


C

B

B

A

BUTTON CONNECTOR










FRONT CAMERA CONNECTOR






J65 CAMERA CONNECTOR

APN:MLB 516S0876
APN:FLEX 516S0869

CRITICAL
J2700
503548-1820
F-ST-SM




REAR CAMERA CONNECTOR



COMPASS
APN 338S1014

APN 338S1014



CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



BOOT OPTIONS	BOOT_CONFIG SW REGISTER VALUE	GPIO/BOOT_CONFIG CONFIGURATION							
		6	5	4	3	2	1	0	
BOOT_DEFAULT_OPTION	0X00	X	0	0	0	0	0	0	X
BOOT_NAND_OPTION	0X01	X	1	0	0	0	0	0	X
BOOT_HSIC_OPTION	0X02	X	1	0	0	0	0	1	X
BOOT_USB_OPTION	0X03	X	1	0	0	0	0	1	X
ENABLE SAHARA PROTOCOL	0X08	X	1	0	0	1	0	X	X

BASEBAND PMU (1 OF 2)

D

D


C

C

B

B

A




BASEBAND PMU (2 OF 2)

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.




BOARD_ID	REVISION
0.7V	PROT01
0.9V	PROT02
1.1V	EVT1
1.3V	EVT2
1.5V	DVT
1.7V	PVT

BB GPIO_29	PRODUCT_ID
1 (1.8V)	JXX
0 (NC, PD)	NXX

PA_ID	MAV VER
0.1V	8.7
0.3V	8.6
0.5V	8.5
1.1V	7.7
1.3V	7.6
1.5V	7.5




PA THERMISTOR REMOVED TO MATCH N41, AP SECTION NEEDS ITS OWN THERMISTOR PLACED NEAR THE PA'S.



BASEBAND (1 OF 2)


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST



CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST


BASEBAND (2 OF 2)

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.




RF TRANSCEIVER (1 OF 2)



CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.




SWAPPED B1/4 AND B7 PRX INPUTS



B7 DIFF PAIR NET NAME
TO BE UPDATED



TRANSCEIVER PHASE CONTROL, TX RF & IQ PORTS




DC - BLOCK NEEDED
FOR SELF CAL

7 DB ATTENUATOR


RF TRANSCEIVER (2 OF 2)

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.





TRANSCEIVER TX AND RX MATCHING NETWORKS

TX MATCHING NETWORKS




RX MATCHING NETWORKS



SAW BANK


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.

HB TX SAW BANK + B13/B17/B20 DP6T SWITCH AND MATCHING




BAND	V3=V2	V1
B3 TX	HIGH	X
B4 TX	LOW	X
B13 RX	HIGH	HIGH
B17 RX	HIGH	LOW
B20 RX	LOW	HIGH

LB TX SAW BANK



BAND 1/4 PAD


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



BAND	PA	POWER	MODE	PA_BS	PA_ON_B1_B4	PA_R1
POWER DOWN		X		0	0	0
STANDBY		X		X	0	X
B4		HPM		0	1	0
B4		LPM		0	1	1
B1		HPM		1	1	0
B1		LPM		1	1	1

BAND 2/3 PAD


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



BAND	PA	POWER	MODE	PA_BS	PA_ON_B2_B3	PA_R1
POWER DOWN		X		0	0	0
STANDBY		X		X	0	X
B3		HPM		0	1	0
B3		LPM		0	1	1
B2		HPM		1	1	0
B2		LPM		1	1	1

BAND 20/7 PAD


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



BAND	PA	POWER	MODE	PA_ON_B20	PA_R1
POWER DOWN		LPM		0	0
STANDBY		X		0	X
B20		HPM		1	0
B20		LPM		1	1

BAND 5/8 PAD


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



BAND	PA	POWER	MODE	PA_BS	PA_ON_B5_B8	PA_R1
POWER DOWN		X		0	0	0
STANDBY		X		X	0	X
B5		HPM		0	1	0
B5		LPM		0	1	1
B8		HPM		1	1	0
B8		LPM		1	1	1

BAND 13/17 PAD


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.



BAND	PA	POWER	MODE	PA_BS	PA_ON_B13_B17	PA_R1
POWER DOWN		X		0	0	0
STANDBY		X		X	0	X
B17		HPM		0	1	0
B17		LPM		0	1	1
B13		HPM		1	1	0
B13		LPM		1	1	1

PA DC/DC CONVERTER


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.




2G FEM

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSES ONLY - NOT A CHANGE REQUEST.

2G FEM




RX DIVERSITY



NEED TO UPDATE


BAND	DRX_ASM_V4	DRX_ASM_V3	DRX_ASM_V2	DRX_ASM_V1
B1/B4	LOW	LOW	LOW	LOW
B2/25	LOW	HIGH	LOW	LOW
B3	HIGH	LOW	LOW	LOW
B5/6/18	LOW	LOW	HIGH	LOW
B8	LOW	LOW	LOW	HIGH
B13/17	LOW	HIGH	HIGH	HIGH
B20	LOW	HIGH	HIGH	LOW
OFF	LOW	LOW	HIGH	HIGH
SWITCH IS TERMINATED IN ALL OTHER POSSIBLE STATES				

GPS




ANTENNA FEEDS


DRX_ANT COAX




PRI_ANT COAX



SIM CARD FLEX CONN




SIM CARD ESD PROTECTION



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0130	377S0159	?	U5100	RDAR:///PROBLEM/12840616

D | PROX SENSOR | D




PCB: ENSURE ACSHIELD PLANE UNDER
U3200, NO GND PLANE NEAR PROX_CIN NETS..

PCB: ACSHIELD NEEDS TO BE
A PLANE UNDER PROX_CIN NETS
AND ALSO TIE TO CONNECTOR.


CHOSE CIN NUMBERS FOR LAYOUT EASE


WIFI/BT: MODULE



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0155	377S0104	?		RDAR: //PROBLEM/12840267

DZ6000, DZ6001, DZ6002, DZ6003, DZ6090





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0116	377S0108		DZ6160	RDAR:8370432
155S0320	155S0513		L6100, L6101	RDAR:///PROBLEM/9625601
155S0741	155S0397		L6157	RDAR:///PROBLEM/11238851

D

D

C

C


B

B


A

IO FLEX HOTBAR PADS


MLB 998-5877
FLEX 998-5876



HOME BUTTON FILTERS



GRAPE CONNECTOR SUPPORT




LAYOUT NOTE:
PUT THERMAL VIAS AROUND U2300 IN CASE OF SHORTED CONDITION

CUMULUS C1 (CSP) IN MASTER-SLAVE CONFIG



MASTER CUMULUS

SLAVE CUMULUS



PINOUT MATCHES GRAPE_FLEX_DRIVE_ALT 0.1.0 1/8/13

PINOUT MATCHES GRAPE_FLEX_SENSE_ALT 0.1.0 1/8/13



EDP CONNECTOR SUPPORT

D

D


C

C

B


B

A




EDP CONNECTOR


PINOUT MATCHES DISPLAY_EDP_FLEX 1.0.0 1/7/13



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S9644	155S9823	?		RDAR://PROBLEM/11282371

FL7500, L1920






LDO INPUTS

LDO OUTPUTS

LD0 BYPASS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S1837	152S1789	?	L8225, L8255	RDAR://PROBLEM/134872

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0399	197S0392	?	Y8200	RDAR://PROBLEM/9936684



D

C

B



A


D


C

B

A







EE CHARACTERIZATION TP

FOR FRANK (SEG)

NAND

BOTTOM SIDE	PP9460	1	FMI0_AD<0>	PLACE_SIDE=BOTTOM	6 14 61 66
	P4MM	SM	NO_XNET_CONNECTION=TRUE	PLACE_NEAR=U0600.A32:2MM	
BOTTOM SIDE	PP9461	1	FMI0_DQS	PLACE_SIDE=BOTTOM	6 14 61 66
	P4MM	SM	NO_XNET_CONNECTION=TRUE	PLACE_NEAR=U0600.B34:2MM	

EE	FMI0_AD<0..7>	EE_TEST=TRUE	6 14 61 66
EE	FMI0_CE0_L	FUNC_TEST=TRUE	6 14 66 66
EE	FMI0_ALE	FUNC_TEST=TRUE	6 14 66
EE	FMI0_CLE	FUNC_TEST=TRUE	6 14 66
EE	FMI0_WE_L	FUNC_TEST=TRUE	6 14 66
EE	FMI0_RE_L	FUNC_TEST=TRUE	6 14 66
EE	FMI0_DQS	FUNC_TEST=TRUE	6 14 61 66

EE	FMI1_AD<0>	FUNC_TEST=TRUE	6 14 66
EE	FMI1_CE0_L		6 14 66
EE	FMI1_ALE		6 14 66
EE	FMI1_CLE		6 14 66
EE	FMI1_WE_L		6 14 66
EE	FMI1_RE_L		6 14 66
EE	FMI1_DQS		6 14 66

PPVREF FMI SOC	FUNC_TEST=TRUE	6 66
PPVREF FMI NAND	FUNC_TEST=TRUE	14 66

TOP SIDE	PP9440	1	TP_FMI_TCKC NAND	PLACE_SIDE=TOP	14
	P4MM	SM			

TOP SIDE	PP9441	1	TP_FMI_TMSC NAND	PLACE_SIDE=TOP	14
	P4MM	SM			

TOP SIDE	PP9442	1	=PP1V8 NAND	PLACE_SIDE=TOP	14 57 62
	P4MM	SM			

TOP SIDE	PP9443	1	GND	PLACE_SIDE=TOP	
	P4MM	SM			

EE

TOP SIDE	PP9450	1	RESET SOC_L		4 13 25 47 57 66 67
	P4MM	SM			
	PP9451	1	TP_ANALOGMUXOUT		4
	P4MM	SM			
TOP SIDE	PP9452	1	SOCHOT0_R_L		58
	P4MM	SM			
	TP_GPIO_DFU_STATUS	FUNC_TEST=TRUE	5		

CAMERA

PP9470	1	MIPI1C_CAM_FRONT_CLK_P	PLACE_NEAR=U0600.AN35:3MM	7 22 61 65
P4MM	SM	NO_XNET_CONNECTION=TRUE		
PP9471	1	MIPI1C_CAM_FRONT_CLK_N	PLACE_NEAR=U0600.AN36:3MM	7 22 61 65
P4MM	SM	NO_XNET_CONNECTION=TRUE		
PP9472	1	MIPI1C_CAM_FRONT_DATA_P<0>	PLACE_NEAR=U0600.AN35:3MM	7 22 61 65
P4MM	SM	NO_XNET_CONNECTION=TRUE		
PP9473	1	MIPI1C_CAM_FRONT_DATA_N<0>	PLACE_NEAR=U0600.AN36:3MM	7 22 61 65
P4MM	SM	NO_XNET_CONNECTION=TRUE		
PP9474	1	MIPI0C_CAM_REAR_CLK_P	PLACE_NEAR=U0600.AR31:3MM	7 23 61 65
P4MM	SM	NO_XNET_CONNECTION=TRUE		
PP9475	1	MIPI0C_CAM_REAR_CLK_N	PLACE_NEAR=U0600.AT31:3MM	7 23 61 65
P4MM	SM	NO_XNET_CONNECTION=TRUE		
PP9476	1	MIPI0C_CAM_REAR_DATA_P<0>	PLACE_NEAR=U0600.AR33:3MM	7 23 61 65
P4MM	SM	NO_XNET_CONNECTION=TRUE		
PP9477	1	MIPI0C_CAM_REAR_DATA_N<0>	PLACE_NEAR=U0600.AT33:3MM	7 23 61 65
P4MM	SM	NO_XNET_CONNECTION=TRUE		

HIGH SPEED, NO TEST

DDR0_CA<0..9>	NO_TEST=TRUE	8 12 61 66
DDR0_CK_P	NO_TEST=TRUE	8 12 61 66
DDR0_CK_N	NO_TEST=TRUE	8 12 61 66
DDR0_CA<0..9>	NO_TEST=TRUE	8 12 61 66
DDR0_CKE<0..1>	NO_TEST=TRUE	8 12 61 66
DDR0_CSN<0..1>	NO_TEST=TRUE	8 12 66
DDR0_DM<0..3>	NO_TEST=TRUE	8 12 66
DDR0_DQ<0..31>	NO_TEST=TRUE	8 12 61 66
DDR0_DQS_P<0..3>	NO_TEST=TRUE	8 12 61 66
DDR0_DQS_N<0..3>	NO_TEST=TRUE	8 12 61 66
DDR1_CA<0..9>	NO_TEST=TRUE	8 12 61 66
DDR1_CK_P	NO_TEST=TRUE	8 12 61 66
DDR1_CK_N	NO_TEST=TRUE	8 12 61 66
DDR1_CA<0..9>	NO_TEST=TRUE	8 12 61 66
DDR1_CKE<0..1>	NO_TEST=TRUE	8 12 61 66
DDR1_CSN<0..1>	NO_TEST=TRUE	8 12 61 66
DDR1_DM<0..3>	NO_TEST=TRUE	8 12 66
DDR1_DQ<0..31>	NO_TEST=TRUE	8 12 66
DDR1_DQS_P<0..3>	NO_TEST=TRUE	8 12 66
DDR1_DQS_N<0..3>	NO_TEST=TRUE	8 12 66

MIPI0C_CAM_REAR_CLK_P	NO_TEST=TRUE	7 23 61 65
MIPI0C_CAM_REAR_CLK_N	NO_TEST=TRUE	7 23 61 65
MIPI0C_CAM_REAR_DATA_P<0..1>	NO_TEST=TRUE	7 23 61 65
MIPI0C_CAM_REAR_DATA_N<0..1>	NO_TEST=TRUE	7 23 61 65
MIPI0C_CAM_REAR_CLK_FILT_P	NO_TEST=TRUE	23 65
MIPI0C_CAM_REAR_CLK_FILT_N	NO_TEST=TRUE	23 65
MIPI0C_CAM_REAR_DATA_FILT_P<0..3>	NO_TEST=TRUE	23 65
MIPI0C_CAM_REAR_DATA_FILT_N<0..3>	NO_TEST=TRUE	23 65
MIPI1C_CAM_FRONT_CLK_P	NO_TEST=TRUE	7 22 61 65
MIPI1C_CAM_FRONT_CLK_N	NO_TEST=TRUE	7 22 61 65
MIPI1C_CAM_FRONT_DATA_P<0>	NO_TEST=TRUE	7 22 61 65
MIPI1C_CAM_FRONT_DATA_N<0>	NO_TEST=TRUE	7 22 61 65
MIPI1C_CAM_FRONT_CLK_FILT_P	NO_TEST=TRUE	22 65
MIPI1C_CAM_FRONT_CLK_FILT_N	NO_TEST=TRUE	22 65
MIPI1C_CAM_FRONT_DATA_FILT_P<0>	NO_TEST=TRUE	22 65
MIPI1C_CAM_FRONT_DATA_FILT_N<0>	NO_TEST=TRUE	22 65

EDP_DATA_P<0..3>	NO_TEST=TRUE	7 53 65
EDP_DATA_N<0..3>	NO_TEST=TRUE	7 53 65
EDP_DATA_EMI_P<0..3>	NO_TEST=TRUE	53 65
EDP_DATA_EMI_N<0..3>	NO_TEST=TRUE	53 65
EDP_DATA_EMI_CONN_P<0..3>	NO_TEST=TRUE	53 65
EDP_DATA_EMI_CONN_N<0..3>	NO_TEST=TRUE	53 65

DRAM

NEAR DRAM

PP9410	1	DDR0_CK_N	PLACE_NEAR=U1400.AF14:1MM	8 12 61 66
P4MM	SM	NO_XNET_CONNECTION=TRUE		
PP9411	1	DDR0_CK_P	PLACE_NEAR=U1400.AF15:1MM	8 12 61 66
P4MM	SM	NO_XNET_CONNECTION=TRUE		
PP9412	1	DDR0_CKE<0>	PLACE_NEAR=U1400.AF16:1MM	8 12 61 66
P4MM	SM	NO_XNET_CONNECTION=TRUE		
PP9413	1	DDR0_CKE<1>	PLACE_NEAR=U1400.AE17:1MM	8 12 61 66
P4MM	SM	NO_XNET_CONNECTION=TRUE		
PP9414	1	DDR0_CA<0>	PLACE_NEAR=U1400.AE21:1MM	8 12 61 66
P4MM	SM	NO_XNET_CONNECTION=TRUE		
PP9415	1	DDR0_DQ<2>	PLACE_NEAR=U1400.B18:1MM	8 12 61 66
P4MM	SM	NO_XNET_CONNECTION=TRUE		
PP9416	1	DDR0_DQS_N<3>	PLACE_NEAR=U1400.C8:1MM	8 12 61 66
P4MM	SM	NO_XNET_CONNECTION=TRUE		
PP9417	1	DDR0_DQS_P<3>	PLACE_NEAR=U1400.B8:1MM	8 12 61 66
P4MM	SM	NO_XNET_CONNECTION=TRUE		
PP9418	1	DDR0_DQS_N<0>	PLACE_NEAR=U1400.C15:1MM	8 12 61 66
P4MM	SM	NO_XNET_CONNECTION=TRUE		
PP9419	1	DDR0_DQS_P<0>	PLACE_NEAR=U1400.B15:1MM	8 12 61 66
P4MM	SM	NO_XNET_CONNECTION=TRUE		

PP9420	1	DDR1_CK_N	PLACE_NEAR=U1400.T26:1MM	8 12 61 66
P4MM	SM	NO_XNET_CONNECTION=TRUE		
PP9421	1	DDR1_CK_P	PLACE_NEAR=U1400.R26:1MM	8 12 61 66
P4MM	SM	NO_XNET_CONNECTION=TRUE		
PP9422	1	DDR1_CKE<0>	PLACE_NEAR=U1400.P26:1MM	8 12 61 66
P4MM	SM	NO_XNET_CONNECTION=TRUE		
PP9423	1	DDR1_CKE<1>	PLACE_NEAR=U1400.N25:1MM	8 12 61 66
P4MM	SM	NO_XNET_CONNECTION=TRUE		
PP9424	1	DDR1_CA<0>	PLACE_NEAR=U1400.J25:1MM	8 12 61 66
P4MM	SM	NO_XNET_CONNECTION=TRUE		
PP9425	1	DDR1_CA<1>	PLACE_NEAR=U1400.K26:1MM	8 12 61 66
P4MM	SM	NO_XNET_CONNECTION=TRUE		
PP9426	1	DDR1_CA<2>	PLACE_NEAR=U1400.K25:1MM	8 12 61 66
P4MM	SM	NO_XNET_CONNECTION=TRUE		
PP9427	1	DDR1_CA<3>	PLACE_NEAR=U1400.L25:1MM	8 12 61 66
P4MM	SM	NO_XNET_CONNECTION=TRUE		
PP9428	1	DDR1_CSN<0>	PLACE_NEAR=U1400.N35:1MM	8 12 61 66
P4MM	SM	NO_XNET_CONNECTION=TRUE		

NEAR SOC

PP9435	1	DDR0_DQ<28>	PLACE_NEAR=U0600.D5:1MM	8 12 61 66
P4MM	SM	NO_XNET_CONNECTION=TRUE		
PP9436	1	DDR0_DQS_N<3>	PLACE_NEAR=U0600.A6:1MM	8 12 61 66
P4MM	SM	NO_XNET_CONNECTION=TRUE		
PP9437	1	DDR0_DQS_P<3>	PLACE_NEAR=U0600.A5:1MM	8 12 61 66
P4MM	SM	NO_XNET_CONNECTION=TRUE		

POWER, NO TEST

PP6V0_LCM_HI	NO_TEST=TRUE	56 67
SW_CHGA	NO_TEST=TRUE	56 67
WLED_LX_A	NO_TEST=TRUE	56 67
WLED_LX_B	NO_TEST=TRUE	56 67

L81_PVCP	NO_TEST=TRUE	15 65
L81_NVCP	NO_TEST=TRUE	15 65

CHARGE PUMP OUTPUTS		
L81_FLYC	NO_TEST=TRUE	15 65
L81_FLYN	NO_TEST=TRUE	15 65
L81_FLYP	NO_TEST=TRUE	15 65

THROTTLER_OUT	NO_TEST=TRUE	58
UVLO_COMP_NEG	NO_TEST=TRUE	58
UVLO_COMP_POS	NO_TEST=TRUE	58
UVLO_COMP_REF	NO_TEST=TRUE	58
VCC_MAIN_UVLO_SENSE	NO_TEST=TRUE	58

GRAPE

CONVERT TO PROBE POINTS IF NOT ABLE TO PLACE TESTPOINT

TP_JTAG_CUMULUS_M_TCK	52 64
TP_JTAG_CUMULUS_M_TDI	52 64
JTAG_CUMULUS_M_TMS	52 64
TP_JTAG_CUMULUS_M_TDO	52 64
DISPLAY_SYNC	4 52 68
CUMULUS_MS_CK	52 64
CUMULUS_MS_SD	52 64

GPIO_GRAPE2SOC_I2C0_L	5 52 66
GPIO_SOC2GRAPE_RESET_L	5 52 66 67
CLK_32K_SOC2CUMULUS	5 52 66 64
SPI2_GRAPE_MOST	5 52 66 64
SPI2_GRAPE_MISO	5 52 66 64
SPI2_GRAPE_SCLK	5 52 66 64
SPI2_GRAPE_CS_L	5 52 66 64
TP_CUMULUS_S_H_CS_L	52
TP_CUMULUS_S_H_SCLK	52
TP_CUMULUS_S_H_SDI	52
TP_CUMULUS_S_H_SDO	52

=PP5V25_GRAPE	52 62
PP1V8_GRAPE_SW	51 52 66 67

GRAPE NO TEST

MT_PANEL_IN<0..29>	NO_TEST=TRUE	52 65
MT_PANEL_OUT<0..39>	NO_TEST=TRUE	52 65

AUDIO

L81_DMIC1_FF_SD	FUNC_TEST=TRUE	15
-----------------	----------------	----

NO TEST DUE TO LAYOUT

I2C3 TP AT ALS FILTER SIDE

I2C3_SCL_1V8	NO_TEST=TRUE	5 13 22 64
I2C3_SDA_1V8	NO_TEST=TRUE	5 13 22 64
MAX98304_L1_IN_N	NO_TEST=TRUE	18 65
MAX98304_L1_IN_P	NO_TEST=TRUE	17 65
MAX98304_R1_IN_N	NO_TEST=TRUE	17 65
MAX98304_R1_IN_P	NO_TEST=TRUE	17 65
MAX98304_L2_IN_N	NO_TEST=TRUE	18 65
MAX98304_L2_IN_P	NO_TEST=TRUE	18 65
MAX98304_R2_IN_N	NO_TEST=TRUE	17 65
MAX98304_R2_IN_P	NO_TEST=TRUE	17 65

GPIO_BTN_HOME_CONN_R_L	NO_TEST=TRUE	58
------------------------	--------------	----

NO TEST ON PROX

PROX_AD7149_CIN5	NO_TEST=TRUE	45
PROX_AD7149_CIN7	NO_TEST=TRUE	45
PROX_AD7149_CIN9	NO_TEST=TRUE	45
PROX_AD7149_CIN7_FILT	NO_TEST=TRUE	45
PROX_AD7149_CIN9_FILT	NO_TEST=TRUE	45
PROX_AD7149_CIN7_CONN	NO_TEST=TRUE	45
PROX_AD7149_CIN9_CONN	NO_TEST=TRUE	45
PROX_AD7149_ACSHIELD_CONN	NO_TEST=TRUE	45
PROX_AD7149_BIAS	NO_TEST=TRUE	45
ACSHIELD_SB	NO_TEST=TRUE	45
ACSH_SB	NO_TEST=TRUE	45
PROX_AD7149_GPIO	NO_TEST=TRUE	45

WIFI

JTAG_WLAN_TMS_TX_BLANK	FUNC_TEST=TRUE	46 64
TP_JTAG_WLAN_TCK	FUNC_TEST=TRUE	46 64
JTAG_WLAN_TDI_ OSCAR_A	FUNC_TEST=TRUE	46 64
JTAG_WLAN_TDO_ OSCAR_B	FUNC_TEST=TRUE	46 64
TP_JTAG_WLAN_TRST_L	FUNC_TEST=TRUE	46 64
JTAG_WLAN_SEL	FUNC_TEST=TRUE	46
UART2_SOC2WLAN_TX_R	FUNC_TEST=TRUE	46 64
UART2_WLAN2SOC_TX_R	FUNC_TEST=TRUE	46
UART_BB2WLAN_LTE_COEX_R	FUNC_TEST=TRUE	46 64
UART_WLAN2BB_LTE_COEX_R	FUNC_TEST=TRUE	46
=PP3V3_S2R_WIFI_PA	FUNC_TEST=TRUE	46 62

HSIC1_SOC2WLAN_HOST_RDY_R	FUNC_TEST=TRUE	46 64
HSIC1_WLAN2SOC_DEVICE_RDY	FUNC_TEST=TRUE	5 46 64
HSIC1_WLAN2SOC_REMOTE_WAKE	FUNC_TEST=TRUE	5 46 64

FOR HSIC CHARACTERIZATION

PP9480	1	HSIC1_WLAN_DATA	PLACE_NEAR=U0600.A27:3MM	4 46 61 64
P4MM	SM			
PP9481	1	HSIC1_WLAN_STB	PLACE_NEAR=U0600.B27:3MM	4 46 61 64
P4MM	SM			
PP9482	1	HSIC1_WLAN_DATA	PLACE_NEAR=U5800.13:3MM	4 46 61 64
P4MM	SM			
PP9483	1	HSIC1_WLAN_STB	PLACE_NEAR=U5800.14:3MM	4 46 61 64
P4MM	SM			

PMU_GPIO_WLAN_REG_ON	FUNC_TEST=TRUE	46 57
PMU_GPIO_BT_REG_ON	FUNC_TEST=TRUE	46 57
GPIO_BT_WAKE	FUNC_TEST=TRUE	5 46

BASEBAND

BB_JTAG_TMS	FUNC_TEST=TRUE	5 25 28 64
BB_JTAG_TCK	FUNC_TEST=TRUE	5 25 28 64
BB_JTAG_TDI	FUNC_TEST=TRUE	5 25 28 64
BB_JTAG_TDO	FUNC_TEST=TRUE	5 25 28 64
BB_JTAG_TRST_L	FUNC_TEST=TRUE	5 25 28 64
USB_BB_DEBUG_P	FUNC_TEST=TRUE	25 28 64
USB_BB_DEBUG_N	FUNC_TEST=TRUE	25 28 64
DEBUG_RST_L	FUNC_TEST=TRUE	25 28 67
PMU_GPIO_BB_VBUS_DET	FUNC_TEST=TRUE	25 28 57 67

FOR HSIC CHARACTERIZATION

PP9485	1	HSIC2_BB_DATA	PLACE_NEAR=U0600.AJ35:3MM	4 25 28 61 64
P4MM	SM			
PP9486	1	HSIC2_BB_STB	PLACE_NEAR=U0600.AJ36:3MM	4 25 28 61 64
P4MM	SM			
PP9487	1	HSIC2_BB_DATA	PLACE_NEAR=U3400.C7:3MM	4 25 28 61 64
P4MM	SM			
PP9488	1	HSIC2_BB_STB	PLACE_NEAR=U3400.B8:3MM	4 25 28 61 64
P4MM	SM			

POWER CONNECTIONS

BUCK0

67 60 55 PPVDD_CPU == =PPVDD_CPU 11
MAKE_BASE=TRUE

BUCK1

67 60 55 PPVDD_GPU == =PPVDD_GPU 11
MAKE_BASE=TRUE

BUCK2

67 60 55 PPVDD_SOC == =PPVDD_SOC 10
MAKE_BASE=TRUE

BUCK3

67 60 55 PP1V8_S2R == =PP1V8_S2R_MISC 5 59
MAKE_BASE=TRUE == =PP1V8_S2R_VDDIO_WLAN_BT 46
== =PP1V8_S2R_TRISTAR 47
== =PP1V8_S2R_DDR 12
== =PP1V8_S2R_GRAPE 51
== =PP1V8_S2R_EXT_SWITCH 57

BUCK3_SW

67 60 59 57 55 PP1V8_SW1 == =PP1V8_AUDIO 15
MAKE_BASE=TRUE
XWC130
SM
1 2 PP1V8_SW1_FOREHEAD 60 62 67
67 62 60 PP1V8_SW1_FOREHEAD == =PP1V8_DMIC 16
== =PP1V8_CAM_FRONT 22
== =PP1V8_CAM_REAR 23
== =PP1V8_PROX_AD7149 45

PP1V8_EXT_SW

67 60 57 PP1V8_EXT_SW == =PP1V8_VDDIO18_SOC 9 10
MAKE_BASE=TRUE == =PP1V8_SOC 4 5 7 13 58
== =PP1V8_MIPI_SOC 7
== =PP1V8_EDP_SOC 7
== =PP1V8_NAND_SOC 6
== =PP1V8_NAND 14 57 61
== =PP1V8_PLL_SOC 4
== =PP1V8_EEPROM 5

PP1V8_SW2

67 60 55 PP1V8_SW2 == =PP1V8_GRAPE 51
MAKE_BASE=TRUE

PP1V8_S2R_SW3

67 60 55 PP1V8_S2R_SW3 == =PP1V8_S2R_GYRO 19
MAKE_BASE=TRUE == =PP1V8_S2R_ACCEL 19
== =PP1V8_S2R_OSCAR 19
XWC133
SM
1 2 PP1V8_S2R_SW3_COMP 60 62 67
67 62 60 PP1V8_S2R_SW3_COMP == =PP1V8_S2R_COMP 24
MAKE_BASE=TRUE

BUCK4

67 60 56 55 PP1V2_S2R == =PP1V2_S2R_DDR 12
MAKE_BASE=TRUE == =PP1V2_S2R_DDR_SOC 8

BUCK4_SW

67 60 55 PP1V2_SW1 == =PP1V2_VDDQ_DDR 12
MAKE_BASE=TRUE == =PP1V2_VDDIOD_SOC 8 9
== =PP1V2_HSIC_SOC 4
67 60 55 PP1V2_S2R_SW2 == =PP1V2_S2R_OSCAR 19
MAKE_BASE=TRUE

BUCK5

67 60 55 PPVDD_SRAM == =PPVDD_SRAM_CPU 10
MAKE_BASE=TRUE == =PPVDD_SRAM_SOC 10

BUCK6

67 60 55 PP3V3_S2R == =PP3V3_S2R_SWITCH 57
MAKE_BASE=TRUE == =PP3V3_S2R_WIFI_PA 46 61

PP3V3_SW

67 60 57 PP3V3_SW == =PP3V3_EDP_PU
MAKE_BASE=TRUE == =PP3V3_NAND 14
== =PP3V3_USB_SOC 4

LD01

67 60 56 PP3V0_SPARE1 == =PP3V0_SPARE1 58
MAKE_BASE=TRUE

LD02

67 60 56 PP1V7_VA_VCP == =PP1V7_VA_VCP 15
MAKE_BASE=TRUE

LD03

67 60 56 PP3V0_S2R_SENSOR == =PP3V0_S2R_GYRO 19
MAKE_BASE=TRUE == =PP3V0_S2R_ACCEL 19
== =PP3V0_S2R_COMP 24

LD04

67 60 56 PP3V0_ALS == =PP3V0_ALS 22
MAKE_BASE=TRUE == =PP3V0_PROX_AD7149 45

LD05

67 60 56 PP3V0_UVLO == =PP3V0_UVLO 58
MAKE_BASE=TRUE

LD06

67 60 56 PP3V3_ACC == =PP3V3_ACC 47
MAKE_BASE=TRUE

LD07

67 60 56 PP3V0_S2R_TRISTAR == =PP3V0_S2R_TRISTAR 47
MAKE_BASE=TRUE

LD08

67 60 56 PP3V0_S2R_HALL == =PP3V0_S2R_HALL 50
MAKE_BASE=TRUE

LD09

67 60 56 PP1V3_CAM == =PP1V3_CAM_REAR 23
MAKE_BASE=TRUE
BACKUP RAIL. CAN BE BOOSTED TO MEET
1.1V MIN ON CAMERA IF NEEDED.

LD010

67 60 56 PP1V0_SOC == =PP1V0_USB_SOC 4
MAKE_BASE=TRUE == =PP1V0_MIPI_SOC 7
== =PP1V0_EDP_PAD_DVDD_SOC 7

LD011

67 60 56 PP2V6_CAM_AF == =PP2V6_CAM_REAR_AF 23
MAKE_BASE=TRUE

LD013

67 60 56 PP2V9_CAM == =PP2V9_CAM_FRONT 22
MAKE_BASE=TRUE == =PP2V9_CAM_REAR 23

VLCM1

67 60 56 PP5V25_GRAPE == =PP5V25_GRAPE 52 61
MAKE_BASE=TRUE

CHARGER MAIN

67 60 58 57 56 55 47 PPVCC_MAIN == =PPVCC_MAIN_AUDIO 15
MAKE_BASE=TRUE == =PPVCC_MAIN_LED 56
== =PPVCC_MAIN_CPU 56
== =PPVCC_MAIN_GPU 56
== =PPVCC_MAIN_SOC 56
== =PPVCC_MAIN_GRAPE 51
== =PPVCC_MAIN_LCD 53
== =PPVCC_MAIN_VDD_LCM 56
== =PPVCC_MAIN_WLAN 46

BATTERY

67 60 55 PPBATT_VCC == =PPBATT_POS_CONN 54
MAKE_BASE=TRUE == =PPBATT_VCC_BB 25 26 34 35 36 37 38 39 40
== =PPBATT_AUDIO 17 18

USB POWER INPUT

67 60 55 PPVBUS_USB_DCIN == =PPVBUS_USB_EMI 48
MAKE_BASE=TRUE

ON_BUF

67 60 56 PP1V8_ALWAYS == =PP1V8_ALWAYS 5
MAKE_BASE=TRUE

BACKLIGHT BOOST

67 60 56 PPLED_OUT_A == =PPLED_REG_A 53
MAKE_BASE=TRUE

67 60 56 PPLED_OUT_B == =PPLED_REG_B 53
MAKE_BASE=TRUE

Clock Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLK_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
		PHYSICAL	SPACING		
U200		CLK_50S	CLK	CLK_32K SOC2CUMULUS	5 52 60 61
U200		CLK_50S	CLK	CLK_32K SOC2CUMULUS FILT	60
U200		CLK_50S	CLK	CUMULUS MS CK	52 61
U200		CLK_50S	CLK	CUMULUS MS SD	52 61
U200		CLK_50S	CLK	PMU GPIO CLK 32K WLAN	46 57
U200		CLK_50S	CLK	PMU GPIO CLK 32K OSCAR	19 57 60
U200		CLK_50S	CLK	PMU OUT 32K CLK GPS	57 60
U200		CLK_50S	CLK	ISP1 CAM FRONT CLK R	7
U200		CLK_50S	CLK	ISP1 CAM FRONT CLK	7 22
U200		CLK_50S	CLK	ISP1 CAM FRONT CLK F	22 60
U200		CLK_50S	CLK	ISP0 CAM REAR CLK R	7
U200		CLK_50S	CLK	ISP0 CAM REAR CLK	7 23
U200		CLK_50S	CLK	ISP0 CAM REAR CLK F	23 60

UART

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
UART_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
UART	*	*	3:1_SPACING
UART	UART	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
		PHYSICAL	SPACING		
U200		UART_50S	UART	UART0 SOC RXD	5 47 60
U200		UART_50S	UART	UART0 SOC TXD	5 47 60
U200		UART_50S	UART	UART3 SOC2BB RTS L	5 25 29
U200		UART_50S	UART	UART3 BB2SOC RTS L	5 25 29
U200		UART_50S	UART	UART3 SOC2BB TX	5 25 29 47
U200		UART_50S	UART	UART3 BB2SOC TX	5 25 29 47
U200		UART_50S	UART	UART4 OSCAR2SOC RXD	5 19
U200		UART_50S	UART	UART4 SOC2OSCAR TXD	5 19
U200		UART_50S	UART	UART1 SOC2BT RTS L	5 46
U200		UART_50S	UART	UART1 BT2SOC RTS L	5 46
U200		UART_50S	UART	UART1 SOC2BT TX	5 46
U200		UART_50S	UART	UART1 BT2SOC TX	5 46
U200		UART_50S	UART	UART2 SOC2WLAN TX	5 46
U200		UART_50S	UART	UART2 WLAN2SOC TX	5 46
U200		UART_50S	UART	UART2 SOC2WLAN TX R	46 61
U200		UART_50S	UART	UART2 WLAN2SOC TX R	46 61
U200		UART_50S	UART	UART6 TS ACC RXD	5 47
U200		UART_50S	UART	UART6 TS ACC TXD	5 47
U200			UART	UART5 BATT TRXD	5 54 57
U200			UART	BATT SWI_CONN	54 60

I2S

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
I2S_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
I2S	*	*	3:1_SPACING
I2S	I2S	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
		PHYSICAL	SPACING		
U200		I2S_50S	CLK	I2S0 CODEC ASP MCK R	5 15
U200		I2S_50S	CLK	I2S0 CODEC ASP MCK	5
U200		I2S_50S	I2S	I2S0 CODEC ASP BCLK	5 15
U200		I2S_50S	I2S	I2S0 CODEC ASP LRCK	5 15
U200		I2S_50S	I2S	I2S0 CODEC ASP DIN	5 15
U200		I2S_50S	I2S	I2S0 CODEC ASP DOUT	5 15
U200		I2S_50S	I2S	I2S0 CODEC ASP SDOUT	15
U200		I2S_50S	I2S	NC I2S1 MCK	5
U200		I2S_50S	I2S	I2S1 CODEC XSP BCLK	5 15
U200		I2S_50S	I2S	I2S1 CODEC XSP LRCK	5 15
U200		I2S_50S	I2S	I2S1 CODEC XSP DIN	5 15
U200		I2S_50S	I2S	I2S1 CODEC XSP DOUT	5 15
U200		I2S_50S	I2S	I2S1 CODEC XSP SDOUT	15
U200		I2S_50S	CLK	NC I2S2 MCK R	
U200		I2S_50S	CLK	NC I2S2 MCK	5
U200		I2S_50S	I2S	NC I2S2 BCLK	5
U200		I2S_50S	I2S	NC I2S2 LRCK	5
U200		I2S_50S	I2S	NC I2S2 DIN	5
U200		I2S_50S	I2S	NC I2S2 DOUT	5
U200		I2S_50S	I2S	NC I2S4 MCK	5
U200		I2S_50S	I2S	I2S4 SOC2BT BCLK	5 46
U200		I2S_50S	I2S	I2S4 SOC2BT LRCK	5 46
U200		I2S_50S	I2S	I2S4 SOC2BT DATA	5 46
U200		I2S_50S	I2S	I2S4 BT2SOC DATA	5 46

DWI

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DWI	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
		PHYSICAL	SPACING		
U200			DWI	DWI AP CLK	5 57
U200			DWI	NC DWI AP DI	57
U200			DWI	DWI AP DO	5 57

I2C

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
I2C_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
I2C	*	*	1.5:1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
		PHYSICAL	SPACING		
U200		I2C_50S	I2C	I2C0 SDA 1V8	5 57 60
U200		I2C_50S	I2C	I2C0 SCL 1V8	5 57 60
U200		I2C_50S	I2C	I2C3 CAM ALS SDA 1V8 F	22 60
U200		I2C_50S	I2C	I2C3 CAM ALS SCL 1V8 F	22 60
U200		I2C_50S	I2C	I2C0 HP ALS SDA 1V8 FILT	60
U200		I2C_50S	I2C	I2C0 HP ALS SCL 1V8 FILT	60
U200		I2C_50S	I2C	I2C1 SOC2OSCAR SWDCLK 1V8	5 19
U200		I2C_50S	I2C	I2C1 SOC2OSCAR SWDIO 1V8	5 19
U200		I2C_50S	I2C	I2C2 SDA 1V8	5 47
U200		I2C_50S	I2C	I2C2 SCL 1V8	5 47
U200		I2C_50S	I2C	I2C3 SDA 1V8	5 13 22 61
U200		I2C_50S	I2C	I2C3 SCL 1V8	5 13 22 61
U200		I2C_50S	I2C	DMIC1 FF SD FILT	16 60
U200		I2C_50S	I2C	DMIC1 FF SCLK FILT	16 60
U200		I2C_50S	I2C	DMIC1 FF SD	16 60
U200		I2C_50S	I2C	DMIC1 FF SCLK	16 60
U200		I2C_50S	I2C	SEP I2C0 SCL	5
U200		I2C_50S	I2C	SEP I2C0 SDA	5
U200		I2C_50S	I2C	ISP0 CAM REAR SCL	7 23
U200		I2C_50S	I2C	ISP0 CAM REAR SDA	7 23
U200		I2C_50S	I2C	ISP0 CAM REAR SCL F	23 60
U200		I2C_50S	I2C	ISP0 CAM REAR SDA F	23 60
U200		I2C_50S	I2C	ISP1 CAM FRONT SCL	7 22
U200		I2C_50S	I2C	ISP1 CAM FRONT SDA	7 22
U200		I2C_50S	I2C	ISP1 CAM FRONT SCL F	22 60
U200		I2C_50S	I2C	ISP1 CAM FRONT SDA F	22 60

SPI

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SPI_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SPI	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
		PHYSICAL	SPACING		
U200		SPT_50S	SPT	SPI3 CODEC MISO	5 15
U200		SPT_50S	SPT	SPI3 CODEC MOSI	5 15
U200		SPT_50S	SPT	SPI3 CODEC SCLK	5 15
U200		SPT_50S	SPT	SPI3 CODEC CS L	5 15
U200		SPT_50S	SPT	SPI2 GRAPE MISO	5 52 60 61 64
U200		SPT_50S	SPT	SPI2 GRAPE MOSI	5 52 60 61 64
U200		SPT_50S	SPT	SPI2 GRAPE SCLK	5 52 60 61 64
U200		SPT_50S	SPT	SPI2 GRAPE CS L	5 52 60 61 64
U200		SPT_50S	SPT	SPI2 GRAPE MISO	5 52 60 61 64
U200		SPT_50S	SPT	SPI2 GRAPE MOSI	5 52 60 61 64
U200		SPT_50S	SPT	SPI2 GRAPE SCLK	5 52 60 61 64
U200		SPT_50S	SPT	SPI2 GRAPE CS L	5 52 60 61 64
U200		SPT_50S	SPT	SPI OSCAR MISO	19 24
U200		SPT_50S	SPT	SPI OSCAR MOSI	19 24
U200		SPT_50S	SPT	SPI OSCAR SCLK	19 24
U200		SPT_50S	SPT	SPI OSCAR MISO GYRO	19
U200		SPT_50S	SPT	SPI OSCAR MISO ACCEL	19
U200		SPT_50S	SPT	SPI OSCAR MISO COMP1	24
U200		SPT_50S	SPT	SPI OSCAR MOSI R	19
U200		SPT_50S	SPT	SPI OSCAR SCLK R	19
U200		SPT_50S	SPT	SPI OSCAR2ACCEL CS L	19
U200		SPT_50S	SPT	SPI OSCAR2GYRO CS L	19
U200		SPT_50S	SPT	SPI OSCAR2COMPASS CS L	19 24

JTAG

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
JTAG	*	*	2:1_SPACING

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
		PHYSICAL	SPACING		
U200			JTAG	JTAG SOC TCK	4 47 60
U200			JTAG	JTAG SOC TMS	4 47 60
U200			JTAG	JTAG SOC TDI	4 60
U200			JTAG	TP JTAG SOC TDO	4 60
U200			RST	JTAG SOC TRST L	4 13 60
U200			JTAG	NC JTAG SOC TRTCK	4
U200			JTAG	BB JTAG TMS	5 25 28 61
U200			JTAG	BB JTAG TCK	5 25 28 61
U200			JTAG	BB JTAG TDO	5 25 28 61
U200			JTAG	BB JTAG TDI	5 25 28 61
U200			RST	BB JTAG TRST L	5 25 28 61
U200			JTAG	JTAG WLAN TMS TX BLANK	46 61
U200			JTAG	TP JTAG WLAN TCK	46 61
U200			JTAG	JTAG WLAN TDO OSCAR B	46 61
U200			JTAG	JTAG WLAN TDI OSCAR A	46 61
U200			RST	TP JTAG WLAN TRST L	46 61
U200			JTAG	TP JTAG CUMULUS M TCK	52 61
U200			JTAG	TP JTAG CUMULUS M TDI	52 61
U200			JTAG	JTAG CUMULUS M TMS	52 61
U200			JTAG	TP JTAG CUMULUS M TDO	52 61

USB

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB_90D	*	90_OHM_DIFF	USB	*	*	4:1_SPACING

ELECTRICAL_CONSTRAINT_SET			NET_TYPE		
		PHYSICAL	SPACING		
U200	USB	USB_90D	USB	USB SOC P	4 47 60
U200	USB	USB_90D	USB	USB SOC N	4 47 60
U200	USB	USB_90D	USB	USB BB P	25 47
U200	USB	USB_90D	USB	USB BB N	25 47
U200	USB	USB_90D	USB	USB BB DEBUG P	25 28
U200	USB	USB_90D	USB	USB BB DEBUG N	25 28
U200	USB	USB_90D	USB	E75 DPAIR1_CONN_P	47 49
U200	USB	USB_90D	USB	E75 DPAIR1_CONN_N	47 49
U200	USB	USB_90D	USB	E75 DPAIR2_CONN_P	47 49
U200	USB	USB_90D	USB	E75 DPAIR2_CONN_N	47 49
U200	USB	USB_90D	USB	E75 DPAIR1_P	47
U200	USB	USB_90D	USB	E75 DPAIR1_N	47
U200	USB	USB_90D	USB	E75 DPAIR2_P	47
U200	USB	USB_90D	USB	E75 DPAIR2_N	47

HSIC

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
HSIC	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HSIC	*	*	4:1_SPACING
HSIC	GND	*	1.5:1_SPACING
HSIC_RDY	*	*	2:1_SPACING
HSIC_RDY	GND	*	1.5:1_SPACING

ELECTRICAL_CONSTRAINT_SET	
---------------------------	--

D

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_CAM_REAR_CLK_P	7 23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_CAM_REAR_CLK_N	7 23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_CAM_REAR_DATA_P<0>	7 23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_CAM_REAR_DATA_N<0>	7 23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_CAM_REAR_DATA_P<1>	7 23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_CAM_REAR_DATA_N<1>	7 23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	NC MIPI0C_CAM_REAR_DATA_P<2>	7
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	NC MIPI0C_CAM_REAR_DATA_N<2>	7
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	NC MIPI0C_CAM_REAR_DATA_P<3>	7
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	NC MIPI0C_CAM_REAR_DATA_N<3>	7
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_CAM_REAR_CLK_FILT_P	23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_CAM_REAR_CLK_FILT_N	23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_CAM_REAR_DATA_FILT_P<0>	23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_CAM_REAR_DATA_FILT_N<0>	23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_CAM_REAR_DATA_FILT_P<1>	23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_CAM_REAR_DATA_FILT_N<1>	23 61
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	NC MIPI0C_CAM_REAR_DATA_FILT_P<2>	
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	NC MIPI0C_CAM_REAR_DATA_FILT_N<2>	
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	NC MIPI0C_CAM_REAR_DATA_FILT_P<3>	
MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	MIPI0C_PP	NC MIPI0C_CAM_REAR_DATA_FILT_N<3>	

CBDEV

A

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
LED1	LED	LEDA	LED I01 A R 56
LED2	LED	LEDB	LED I01 B R 56
LED3	LED	LEDA	LED I02 A R 56
LED4	LED	LEDB	LED I02 B R 56
LED5	LED	LEDA	LED I03 A R 56
LED6	LED	LEDB	LED I03 B R 56
LED7	LED	LEDA	LED I04 A R 56
LED8	LED	LEDB	LED I04 B R 56
LED9	LED	LEDA	LED I05 A R 56
LED10	LED	LEDB	LED I05 B R 56
LED11	LED	LEDA	LED I06 A R 56
LED12	LED	LEDB	LED I06 B R 56
LED13	LED	LEDA	LED IO 1 A 53 56 60
LED14	LED	LEDB	LED IO 1 B 53 56 60
LED15	LED	LEDA	LED IO 2 A 53 56 60
LED16	LED	LEDB	LED IO 2 B 53 56 60
LED17	LED	LEDA	LED IO 3 A 53 56 60
LED18	LED	LEDB	LED IO 3 B 53 56 60
LED19	LED	LEDA	LED IO 4 A 53 56 60
LED20	LED	LEDB	LED IO 4 B 53 56 60
LED21	LED	LEDA	LED IO 5 A 53 56 60
LED22	LED	LEDB	LED IO 5 B 53 56 60
LED23	LED	LEDA	LED IO 6 A 53 56 60
LED24	LED	LEDB	LED IO 6 B 53 56 60

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
SPKR_D1FF	SPEAKER	AUD10	SPKRAMP L1 OUT P	18 49 68
SPKR_D1FF	SPEAKER	AUD10	SPKRAMP L1 OUT N	18 49 68
SPKR_D1FF	SPEAKER	AUD10	SPKRAMP L2 OUT P	18 49 68
SPKR_D1FF	SPEAKER	AUD10	SPKRAMP L2 OUT N	18 49 68
SPKR_D1FF	SPEAKER	AUD10	SPKRAMP R1 OUT P	17 49 68
SPKR_D1FF	SPEAKER	AUD10	SPKRAMP R1 OUT N	17 49 68
SPKR_D1FF	SPEAKER	AUD10	SPKRAMP R2 OUT P	17 49 68
SPKR_D1FF	SPEAKER	AUD10	SPKRAMP R2 OUT N	17 49 68
USR_90D	USR	USR	MTKEY TS P	15 47
USR_90D	USR	USR	MTKEY TS N	15 47
USR_90D	USR	USR	L81 MBUS P	15
USR_90D	USR	USR	L81 MBUS N	15

1004

1

10001504XT

1718

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
Q199		CRYSTAL	XTAL_SOC_24M_I 4
Q200		XTAL	SOC_24M_0 4
Q201		CRYSTAL	SOC_24M_0 4
Q202		CRYSTAL	PMU_XTAL 56
Q203		CRYSTAL	PMU_EXTAL 56

435

462

461

577

578

GE3

DDR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DDR_50S	*	DRAM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR	*	*	3:1_SPACING

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DDR_90D	*	DRAM_DIFF

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
U322	DDR_50S	DDR	DDR0_CA<0>	0 12 61
U321	DDR_50S	DDR	DDR0_CA<9...1>	0 12 61
U320	DDR_50S	DDR	DDR0_DM<3...0>	0 12 61
U319	DDR_90D	DDR	DDR0_CK_P	0 12 61
U325	DDR_90D	DDR	DDR0_CK_N	0 12 61
U326	DDR_50S	DDR	DDR0_CKE<1...0>	0 12 61
U324	DDR_50S	DDR	DDR0_CSN<1...0>	0 12 61
U323		DDR	DDR0_CA_ZQ_SOC	0
U327		DDR	DDR0_DQ_ZQ_SOC	0
U324		DDR	DDR0_ZQ_DRAM	12
U328	DDR_50S	DDR	DDR0_DQ<1...0>	0 12 61
U335	DDR_50S	DDR	DDR0_DQ<2>	0 12 61
U332	DDR_50S	DDR	DDR0_DQ<7...3>	0 12 61
U322	DDR_90D	DDR	DDR0_DQS_P<0>	0 12 61
U331	DDR_90D	DDR	DDR0_DQS_N<0>	0 12 61
U329	DDR_50S	DDR	DDR0_DQ<15...8>	0 12 61
U330	DDR_90D	DDR	DDR0_DQS_P<1>	0 12 61
U328	DDR_90D	DDR	DDR0_DQS_N<1>	0 12 61
U344	DDR_50S	DDR	DDR0_DQ<23...16>	0 12 61
U325	DDR_90D	DDR	DDR0_DQS_P<2>	0 12 61
U327	DDR_90D	DDR	DDR0_DQS_N<2>	0 12 61
U337	DDR_50S	DDR	DDR0_DQ<27...25>	0 12 61
U336	DDR_50S	DDR	DDR0_DQ<28>	0 12 61
U333	DDR_50S	DDR	DDR0_DQ<31...29>	0 12 61
U330	DDR_90D	DDR	DDR0_DQS_P<3>	0 12 61
U326	DDR_90D	DDR	DDR0_DQS_N<3>	0 12 61
U338	DDR_50S	DDR	DDR1_CA<3...0>	0 12 61
U343	DDR_50S	DDR	DDR1_CA<9...4>	0 12 61
U342	DDR_50S	DDR	DDR1_DM<3...0>	0 12 61
U345	DDR_90D	DDR	DDR1_CK_P	0 12 61
U346	DDR_90D	DDR	DDR1_CK_N	0 12 61
U340	DDR_50S	DDR	DDR1_CKE<1...0>	0 12 61
U341	DDR_50S	DDR	DDR1_CSN<0>	0 12 61
U339	DDR_50S	DDR	DDR1_CSN<1>	0 12 61
U338		DDR	DDR1_CA_ZQ_SOC	0
U341		DDR	DDR1_DQ_ZQ_SOC	0
U337		DDR	DDR1_ZQ_DRAM	12
U348	DDR_50S	DDR	DDR1_DQ<7...0>	0 12 61
U349	DDR_90D	DDR	DDR1_DQS_P<0>	0 12 61
U341	DDR_90D	DDR	DDR1_DQS_N<0>	0 12 61
U349	DDR_50S	DDR	DDR1_DQ<15...8>	0 12 61
U347	DDR_90D	DDR	DDR1_DQS_P<1>	0 12 61
U345	DDR_90D	DDR	DDR1_DQS_N<1>	0 12 61
U344	DDR_50S	DDR	DDR1_DQ<23...16>	0 12 61
U346	DDR_90D	DDR	DDR1_DQS_P<2>	0 12 61
U347	DDR_90D	DDR	DDR1_DQS_N<2>	0 12 61
U348	DDR_50S	DDR	DDR1_DQ<31...24>	0 12 61
U349	DDR_90D	DDR	DDR1_DQS_P<3>	0 12 61
U340	DDR_90D	DDR	DDR1_DQS_N<3>	0 12 61

VREF (DDR/FMI)

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VREF	*	*	5:1_SPACING

VOLTAGE	NET_TYPE			
	PHYSICAL	SPACING		
U340	0.6V	PP_PWR	PPVREF DDR0_CA SOC	0
U340	0.6V	PP_PWR	PPVREF DDR0_DQ SOC	0
U340	0.6V	PP_PWR	PPVREF DDR1_CA SOC	0
U340	0.6V	PP_PWR	PPVREF DDR1_DQ SOC	0
U340	0.6V	PP_PWR	PPVREF DDR0_CA DRAM	12
U340	0.6V	PP_PWR	PPVREF DDR0_DQ DRAM	12
U340	0.6V	PP_PWR	PPVREF DDR1_CA DRAM	12
U340	0.6V	PP_PWR	PPVREF DDR1_DQ DRAM	12
U340	0.9V	PP_PWR	VREF	0 61
U340	0.9V	PP_PWR	VREF	14 61

NAND

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
NAND_50S	*	45_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
NAND	*	*	3:1_SPACING

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
U340	FMI0_AD_CTRL_PP	NAND_50S	FMI0_AD<0>	0 14 61
U340	FMI0_AD_CTRL	NAND_50S	FMI0_AD<1>	0 14 61
U340	FMI0_AD_CTRL	NAND_50S	FMI0_AD<2>	0 14 61
U340	FMI0_AD_CTRL	NAND_50S	FMI0_AD<3>	0 14 61
U340	FMI0_AD_CTRL	NAND_50S	FMI0_AD<4>	0 14 61
U340	FMI0_AD_CTRL	NAND_50S	FMI0_AD<5>	0 14 61
U340	FMI0_AD_CTRL	NAND_50S	FMI0_AD<6>	0 14 61
U340	FMI0_AD_CTRL	NAND_50S	FMI0_AD<7>	0 14 61
U340	FMI0_AD_CTRL	NAND_50S	FMI0_ALE	0 14 61
U340	FMI0_CE	NAND_50S	FMI0_CE0_L	0 14 60 61
U340	FMI0_AD_CTRL	NAND_50S	FMI0_CLE	0 14 61
U340		NAND_50S	FMI0_DQS	0 14 61
U340	FMI0_AD_CTRL	NAND_50S	FMI0_RE_L	0 14 61
U340	FMI0_AD_CTRL	NAND_50S	FMI0_WE_L	0 14 61
U340	FMI1_AD_CTRL	NAND_50S	FMI1_AD<0>	0 14 61
U340	FMI1_AD_CTRL	NAND_50S	FMI1_AD<1>	0 14
U340	FMI1_AD_CTRL	NAND_50S	FMI1_AD<2>	0 14
U340	FMI1_AD_CTRL	NAND_50S	FMI1_AD<3>	0 14
U340	FMI1_AD_CTRL	NAND_50S	FMI1_AD<4>	0 14
U340	FMI1_AD_CTRL	NAND_50S	FMI1_AD<5>	0 14
U340	FMI1_AD_CTRL	NAND_50S	FMI1_AD<6>	0 14
U340	FMI1_AD_CTRL	NAND_50S	FMI1_AD<7>	0 14
U340	FMI1_AD_CTRL	NAND_50S	FMI1_ALE	0 14 61
U340	FMI1_CE	NAND_50S	FMI1_CE0_L	0 14 61
U340	FMI1_AD_CTRL	NAND_50S	FMI1_CLE	0 14 61
U340	FMI1_AD_CTRL	NAND_50S	FMI1_DQS	0 14 61
U340	FMI1_AD_CTRL	NAND_50S	FMI1_RE_L	0 14 61
U340	FMI1_AD_CTRL	NAND_50S	FMI1_WE_L	0 14 61

NAND DEV

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
U340		NAND_50S	FMI0_AD_BUF<0>	
U340		NAND_50S	FMI0_AD_BUF<1>	
U340		NAND_50S	FMI0_AD_BUF<2>	
U340		NAND_50S	FMI0_AD_BUF<3>	
U340		NAND_50S	FMI0_AD_BUF<4>	
U340		NAND_50S	FMI0_AD_BUF<5>	
U340		NAND_50S	FMI0_AD_BUF<6>	
U340		NAND_50S	FMI0_AD_BUF<7>	
U340		NAND_50S	FMI0_ALE_BUF	
U340		NAND_50S	FMI0_CE0_BUF_L	
U340		NAND_50S	FMI0_CLE_BUF	
U340		NAND_50S	FMI0_DQS_BUF	
U340		NAND_50S	FMI0_DQSN_BUF	
U340		NAND_50S	FMI0_REP_BUF	
U340		NAND_50S	FMI0_RE_BUF_L	
U340		NAND_50S	FMI0_WE_BUF_L	
U340		NAND_50S	FMI1_AD_BUF<0>	
U340		NAND_50S	FMI1_AD_BUF<1>	
U340		NAND_50S	FMI1_AD_BUF<2>	
U340		NAND_50S	FMI1_AD_BUF<3>	
U340		NAND_50S	FMI1_AD_BUF<4>	
U340		NAND_50S	FMI1_AD_BUF<5>	
U340		NAND_50S	FMI1_AD_BUF<6>	
U340		NAND_50S	FMI1_AD_BUF<7>	
U340		NAND_50S	FMI1_ALE_BUF	
U340		NAND_50S	FMI1_CE0_BUF_L	
U340		NAND_50S	FMI1_CLE_BUF	
U340		NAND_50S	FMI1_DQS_BUF	
U340		NAND_50S	FMI1_DQSN_BUF	
U340		NAND_50S	FMI1_REP_BUF	
U340		NAND_50S	FMI1_RE_BUF_L	
U340		NAND_50S	FMI1_WE_BUF_L	

D

C

B

A

5

D

C

B

DEVDEV
DEV

B

DEV
DEV

VOLTAGE		NET_TYPE			
		PHYSICAL	SPACING		
0606	1.1V	PWR_SENSE	PMU_SENSE	PPVDD_CPU_SOC_SENSE	11 57 61
0606	1.1V	PWR_SENSE	PMU_SENSE	PPVDD_GPU_SOC_SENSE	11 57 61
0606	1.0V	PWR_SENSE	PMU_SENSE	PPVDD_SOC_SENSE	10 57 61
0606	1.1V	PWR_SENSE	PMU_SENSE	PPVDD_CPU_RAIL_SENSE	11 57
0606	1.1V	PWR_SENSE	PMU_SENSE	PPVDD_GPU_RAIL_SENSE	11 57
0606	1.0V	PWR_SENSE	PMU_SENSE	PPVDD_SOC_RAIL_SENSE	10 57
0606	1.05V	PWR_SENSE	PMU_SENSE	ADC_SMPS1_MSMC_1V05	
0606	1.8V	PWR_SENSE	PMU_SENSE	ADC_SMPS3_MSMC_1V8	

RF						
NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
RF_50S	*	50_OHM_RF	100_RF	*	*	100_RF_CLEAR_SPACING
NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	50_RF	*	*	50_RF_SPACING
RF_100D	*	100_OHM_RF	50_RF_CLEAR	*	*	50_RF_CLEAR_SPACING
			RF_60	*	*	1.2:1_SPACING

VOLTAGE		NET_TYPE			
		PHYSICAL	SPACING		
100	4.7V	MAX_LINE_WIDTH=1 MM PWR RE	PWR RE	PP BATT VCC 2G FEM	40
100	3.8V	MAX_LINE_WIDTH=1 MM PWR RE	PWR RE	PP PA	34 35 36 37 38 39 40
100	1.8V	MIN_NECK_WIDTH=0.06 MM MAX_LINE_WIDTH=1 MM PWR GP1MM	PWR RE	PP LVS1	26 28
100	1.3V	MAX_LINE_WIDTH=1 MM PWR RE	PWR RE	PP RF1 1V3 DRX FE	31
100	4.7V UNDEFINED	MAX_LINE_WIDTH=1 MM PWR RE	PWR RE	PP VREG	26
100	2.05V	MAX_LINE_WIDTH=1 MM PWR RE	PWR RE	PP RF2 2V05 DRX BB	31
100	4.7V	MAX_LINE_WIDTH=1 MM PWR RE	PWR RE	PP BATT VCC PA CDCDC	26
100	1.8V	MIN_NECK_WIDTH=0.06 MM MAX_LINE_WIDTH=1 MM PWR GP1MM	PWR RE	PP LD01	26 60
100	1.8V	MAX_LINE_WIDTH=1 MM PWR GP1MM	PWR RE	PP LD02 X0 HS 1V8	26 28
100	1.8V	MAX_LINE_WIDTH=1 MM PWR GP1MM	PWR RE	PP LD03 AMUX 1V8	26 27 28
100	3.3V	MAX_LINE_WIDTH=1 MM PWR GP1MM	PWR RE	PP LD04 VDDA 3V3	26 28
100	2.5V	MIN_NECK_WIDTH=0.06 MM MAX_LINE_WIDTH=1 MM PWR GP1MM	PWR RE	PP LD05 GPS LNA 2V5	26 42
100	1.8V	MAXIMUM_NECK_LENGTH=5 MM MIN_NECK_WIDTH=0.15 MM MAX_LINE_WIDTH=1 MM PWR GP3MM	PWR RE	PP LD06 RUM 1V8	26 28 44 60
100	1.8V	MIN_NECK_WIDTH=0.25 MM MAX_LINE_WIDTH=1 MM PWR GP3MM	PWR RE	PP LD06 RUM 1V8 FILT	44
100	1.8V	MAX_LINE_WIDTH=1 MM PWR GP25MM	PWR RE	PP LD07 DAC 1V8	26 28
100	1.2V	MAXIMUM_NECK_LENGTH=9 MM MAX_LINE_WIDTH=1 MM PWR GP3MM	PWR RE	PP LD08 VDDPX 1V2	26 28
100	1.05V	MAX_LINE_WIDTH=1 MM PWR GP75MM	PWR RE	PP LD09 PLL 1V05	26 28
100	1.05V	MAX_LINE_WIDTH=1 MM PWR GP75MM	PWR RE	PP LD010 ADSP 1V05	26 28
100	1.05V	MAX_LINE_WIDTH=1 MM PWR GP75MM	PWR RE	PP LD011 MDSP FW 1V05	26 28
100	1.05V	MAX_LINE_WIDTH=1 MM PWR GP75MM	PWR RE	PP LD012 MDSP SW 1V05	26 28
100	2.95V	MAX_LINE_WIDTH=1 MM PWR GP1MM	PWR RE	PP LD013 VDDPX 2V95	26 28
100	2.65V	MAXIMUM_NECK_LENGTH=4 MM MAX_LINE_WIDTH=1 MM PWR GP1MM	PWR RE	PP LD014 2V65	26 33 40 41
100	1.05V	MAX_LINE_WIDTH=1 MM PWR RE	PWR RE	PP VSW S1	26
100	1.05V	MAX_LINE_WIDTH=1 MM PWR GP75MM	PWR RE	PP SMPS1 MSMC 1V05	26 60
100	1.3V	MAX_LINE_WIDTH=1 MM PWR RE	PWR RE	PP VSW S2	26
100	1.3V	MAX_LINE_WIDTH=1 MM PWR RE	PWR RE	PP SMPS2 RF1 1V3	26 28 31 60
100	1.8V	MAX_LINE_WIDTH=1 MM PWR RE	PWR RE	PP VSW S3	26
100	1.8V	MAX_LINE_WIDTH=1 MM PWR RE	PWR RE	PP RF1 1V8 DIG	31
100	1.8V	MAX_LINE_WIDTH=1 MM PWR RE	PWR RE	PP SMPS3 MSME 1V8 FILT	26
100	2.05V	MAX_LINE_WIDTH=1 MM PWR RE	PWR RE	PP VSW S4	26
100	2.05V	MAX_LINE_WIDTH=1 MM PWR RE	PWR RE	PP SMPS4 RF2 2V05	26 31 60
100	1.05V	MAX_LINE_WIDTH=1 MM PWR RE	PWR RE	PP VSW S5	26
100	1.05V	MAX_LINE_WIDTH=1 MM PWR RE	PWR RE	PP SMPS5 DSP 1V05	26 60
100	4.7V	MAX_LINE_WIDTH=1 MM PWR RE	PWR RE	PP BATT VCC PA CDCDC IN2	26

		NET_TYPE		
		SPACING	SPACING	
		45_OHM_SF	RF_60	50_HSIC_CAL 28
RF_50S	50_RF_CLEAR	50_XCVR_B13_B17_B20_TX	30_33	
RF_50S	50_RF	50_XCVR_2G_LB_TX	30_40	
RF_50S	50_RF_CLEAR	50_XCVR_B8_TX	30_33	
RF_50S	50_RF_CLEAR	50_XCVR_B5_B18_TX	30_33	
RF_50S	50_RF_CLEAR	50_XCVR_B2_B25_TX	30_32	
RF_50S	50_RF	50_XCVR_2G_HB_TX	30_40	
RF_50S	50_RF_CLEAR	50_XCVR_B3_B4_TX	30_32	
RF_50S	50_RF_CLEAR	50_XCVR_B1_TX	30_32	
RF_50S	50_RF	50_PDET_IN	30	
RF_50S	50_RF_CLEAR	50_PDET_PAD_OUT	30	
RF_50S	50_RF_CLEAR	50_PDET_PAD_IN	30_40	
RF_50S	50_RF_CLEAR	50_B1_TX_SAW_IN	32_33	
RF_50S	50_RF_CLEAR	50_B3_B4_TX_SAW_IN	32_33	
RF_50S	50_RF_CLEAR	50_B2_B25_TX_SAW_IN	32_33	
RF_50S	50_RF_CLEAR	50_B1_TX_SAW_OUT	33_34	
RF_50S	50_RF_CLEAR	50_B2_TX_SAW_OUT	33_35	
RF_50S	50_RF_CLEAR	50_B3_TX_SAW_OUT	33_35	
RF_50S	50_RF_CLEAR	50_B4_TX_SAW_OUT	33_34	
RF_50S	50_RF_CLEAR	50_B5_TX_SAW_OUT	33_37	
RF_50S	50_RF_CLEAR	50_B8_TX_SAW_OUT	33_37	
RF_50S	50_RF_CLEAR	50_B13_TX_SAW_OUT	33_38	
RF_50S	50_RF_CLEAR	50_B17_TX_SAW_OUT	33_38	
RF_50S	50_RF_CLEAR	50_B20_TX_SAW_OUT	33_36	
RF_50S	50_RF_CLEAR	50_PCS_RX		
RF_50S	50_RF	50_PCS_RX_MATCH		
RF_50S	50_RF_CLEAR	50_DCS_RX		
RF_50S	50_RF_CLEAR	50_DCS_RX_MATCH		


		NET_TYPE		
		PHYSICAL	SPACING	
		RF_50S	50_RF_CLEAR	50 B1 TX PAD IN 34
1000		RF_50S	50_RF_CLEAR	50 B4 TX PAD IN 34
1000		RF_50S	50_RF_CLEAR	50 B1 B4 DPLX ANT 34
1000		RF_50S	50_RF_CLEAR	50 B1 B4 ANT 34 40
1000		RF_50S	50_RF_CLEAR	50 B1 B4 ANT PHASESHIFT 34
1000		RF_50S	50_RF_CLEAR	50 B2 TX PAD IN 35
1000		RF_50S	50_RF_CLEAR	50 B3 TX PAD IN 35
1000		RF_50S	50_RF_CLEAR	50 B2 DUPLX RX 32 35
1000		RF_50S	50_RF_CLEAR	50 B3 DUPLX RX 32 35
1000		RF_50S	50_RF_CLEAR	50 B2 DPLX ANT 35
1000		RF_50S	50_RF_CLEAR	50 B3 DPLX ANT 35
1000		RF_50S	50_RF_CLEAR	50 B2 ANT 35 40
1000		RF_50S	50_RF_CLEAR	50 B3 ANT 35 40
1000		RF_50S	50_RF_CLEAR	50 B2 RX BALUN 32
1000		RF_50S	50_RF_CLEAR	50 B3 RX BALUN 32
1000		RF_50S	50_RF_CLEAR	50 B2 ANT PHASESHIFT 35
1000		RF_50S	50_RF_CLEAR	50 B3 ANT PHASESHIFT 35
1000		RF_50S	50_RF_CLEAR	50 B20 TX PAD IN 36
1000		RF_50S	50_RF_CLEAR	50 B20 DPLX ANT 36
1000		RF_50S	50_RF_CLEAR	50 B20 ANT 36 40
1000		RF_50S	50_RF_CLEAR	50 B20 ANT PHASESHIFT 36
1000		RF_50S	50_RF_CLEAR	50 B5 TX PAD IN 37
1000		RF_50S	50_RF_CLEAR	50 B8 TX PAD IN 37
1000		RF_50S	50_RF_CLEAR	50 B5 DPLX ANT 37
1000		RF_50S	50_RF_CLEAR	50 B8 DPLX ANT 37
1000		RF_50S	50_RF_CLEAR	50 B5 ANT 37 40
1000		RF_50S	50_RF_CLEAR	50 B8 ANT 37 40
1000		RF_50S	50_RF_CLEAR	50 B5 ANT PHASESHIFT 37
1000		RF_50S	50_RF_CLEAR	50 B8 ANT PHASESHIFT 37
1000		RF_50S	50_RF_CLEAR	50 B7 ANT 36 40
1000		RF_50S	50_RF_CLEAR	50 B7 BALUN IN RX 36
1000		RF_50S	50_RF_CLEAR	50 B7 DPLX ANT 32 36
1000		RF_50S	50_RF_CLEAR	50 B7 DUPLX RX 36
1000		RF_50S	50_RF_CLEAR	50 B7 TX PAD IN 36
1000		RF_50S	50_RF_CLEAR	50 B7 TX SAW IN 36
1000		RF_50S	50_RF_CLEAR	50 B7 TX SAW OUT 36
1000		RF_50S	50_RF_CLEAR	50 XCVR B7 TX 36 36
1000		RF_50S	50_RF_CLEAR	50 B13 TX PAD IN 38
1000		RF_50S	50_RF_CLEAR	50 B17 TX PAD IN 38
1000		RF_50S	50_RF_CLEAR	50 B13 DPLX ANT 38
1000		RF_50S	50_RF_CLEAR	50 B17 DPLX ANT 38
1000		RF_50S	50_RF_CLEAR	50 B13 LPF IN 38
1000		RF_50S	50_RF_CLEAR	50 B13 ANT 38 40
1000		RF_50S	50_RF_CLEAR	50 B17 ANT 38 40
1000		RF_50S	50_RF_CLEAR	50 B13 ANT PHASESHIFT 38
1000		RF_50S	50_RF_CLEAR	50 B17 ANT PHASESHIFT 38
1000		RF_50S	50_RF_CLEAR	50 XCVR 2G LB TX MATCH 40
1000		RF_50S	50_RF_CLEAR	50 XCVR 2G HB TX MATCH 40
1000		RF_50S	50_RF_CLEAR	50 2G LB PA IN 40
1000		RF_50S	50_RF_CLEAR	50 2G HB PA IN 40
1000		RF_50S	50_RF_CLEAR	50 PRI ANT ASM 40
1000		RF_50S	50_RF_CLEAR	50 DRX ANT TEST 41 43
1000		RF_50S	50_RF_CLEAR	50 DRX ANT PHASESHIFT 43
1000		RF_50S	50_RF_CLEAR	50 DRX ANT FEED 43
1000		RF_50S	50_RF_CLEAR	50 COUPLER TERM 41
1000		RF_50S	50_RF_CLEAR	50 DIVERSITY SWITCH MATCH 41 42
1000		RF_50S	50_RF_CLEAR	50 GPS LNA OUT 42
1000		RF_50S	50_RF_CLEAR	50 GPS ANT COAX 42
1000		RF_50S	50_RF_CLEAR	50 GPS ANT MATCH 42
1000		RF_50S	50_RF_CLEAR	50 GPS ANT TEST 42
1000		RF_50S	50_RF_CLEAR	50 GPS LNA IN 42
1000		RF_50S	50_RF_CLEAR	50 PRI-ANT COUPLER 40 43
1000		RF_50S	50_RF_CLEAR	50 PRI-ANT PHASE 40 43
1000		RF_50S	50_RF_CLEAR	50 PRI ANT TEST 40 43
1000		RF_50S	50_RF_CLEAR	50 PRI ANT TEST IN 40 43
1000		RF_50S	50_RF_CLEAR	50 PRI ANT COAX 40 43
1000		RF_50S	50_RF_CLEAR	50 ANT

NET_TYPE		
PHYSICAL	SPACING	
RF_60	RF_60	WTR_GP_DATA0 29 30
RF_60	RF_60	WTR_GP_DATA1 29 30
RF_60	RF_60	BB_ERROR_FLAG 25 29
RF_60	RF_60	PA_ON_B1_B4 29 34
RF_60	RF_60	PA_ON_B2_B3 29 35
RF_60	RF_60	PA_ON_B5_B8 29 37
RF_60	RF_60	PA_ON_B7_B20 29 36
RF_60	RF_60	PA_ON_B13_B17 29 38
RF_60	RF_60	PA_BS 29 34 25
RF_60	RF_60	LAT_SW1_CTL 29 38
RF_60	RF_60	PS_HOLD 27 29
RF_60	RF_60	WTR_RF_ON 25 29 30
RF_60	RF_60	WTR_RX_ON 25 29 30
RF_60	RF_60	DCDC_MODE 29 39
RF_60	RF_60	DCDC_ENABLE 29 41
RF_60	RF_60	DRX_ASM_V1 29 41
RF_60	RF_60	DRX_ASM_V2 29 41
RF_60	RF_60	DRX_ASM_V3 29 41
RF_60	RF_60	DRX_ASM_V4 29 41
RF_60	RF_60	19P2M_CLK_EN 27 28
RF_60	RF_60	PMIC_RESOUT_L 25 27 28
RF_60	RF_60	PMIC_SSB1 25 27 28

NET_TYPE			
	PHYSICAL	SPACING	
1100	RE DIFF	RE 60	TX BB Q P
1100	RE DIFF	RE 60	TX BB Q N
1100	RE DIFF	RE 60	DRX BB Q P
1100	RE DIFF	RE 60	DRX BB Q N
1100	RE DIFF	RE 60	GPS BB Q P
1100	RE DIFF	RE 60	GPS BB Q N
1100	RE DIFF	RE 60	PRX BB Q P
1100	RE DIFF	RE 60	PRX BB Q N
1100	RE DIFF	RE 60	DRX BB I P
1100	RE DIFF	RE 60	DRX BB I N
1100	RE DIFF	RE 60	GPS BB I P
1100	RE DIFF	RE 60	GPS BB I N
1100	RE DIFF	RE 60	PRX BB I P
1100	RE DIFF	RE 60	PRX BB I N
1100	RE DIFF	RE 60	TX BB I P
1100	RE DIFF	RE 60	TX BB I N
1100			
1100	RE DIFF	100 RE	100 XCVR B13 B17 B20 PRX P
1100	RE DIFF	100 RE	100 XCVR B13 B17 B20 PRX N
1100	RE DIFF	100 RE	100 XCVR B8 PRX P
1100	RE DIFF	100 RE	100 XCVR B8 PRX N
1100	RE DIFF	100 RE	100 XCVR B5 B18 PRX P
1100	RE DIFF	100 RE	100 XCVR B5 B18 PRX N
1100	RE DIFF	100 RE	100 XCVR B2 B25 PRX P
1100	RE DIFF	100 RE	100 XCVR B2 B25 PRX N
1100	RE DIFF	100 RE	100 XCVR B3 PRX P
1100	RE DIFF	100 RE	100 XCVR B3 PRX N
1100	RE DIFF	100 RE	100 XCVR DCS PCS PRX P
1100	RE DIFF	100 RE	100 XCVR DCS PCS PRX N
1100	RE DIFF	100 RE	100 XCVR B1 B4 PRX P
1100	RE DIFF	100 RE	100 XCVR B1 B4 PRX N
1100	RE DIFF	100 RE	100 XCVR B8 B20 DRX P
1100	RE DIFF	100 RE	100 XCVR B8 B20 DRX N
1100	RE DIFF	100 RE	100 XCVR B5 B18 B13 B17 DRX P
1100	RE DIFF	100 RE	100 XCVR B5 B18 B13 B17 DRX N
1100	RE DIFF	100 RE	100 XCVR B2 B25 B3 DRX P
1100	RE DIFF	100 RE	100 XCVR B2 B25 B3 DRX N
1100	RE DIFF	100 RE	100 XCVR B1 B4 DRX P
1100	RE DIFF	100 RE	100 XCVR B1 B4 DRX N
1100	RE DIFF	100 RE	100 XCVR GPS RX P
1100	RE DIFF	100 RE	100 XCVR GPS RX N
1100	RE DIFF	100 RE	100 B13 DUPLEX RX P
1100	RE DIFF	100 RE	100 B13 DUPLEX RX N
1100	RE DIFF	100 RE	100 B17 DUPLEX RX P
1100	RE DIFF	100 RE	100 B17 DUPLEX RX N
1100	RE DIFF	100 RE	100 B20 DUPLEX RX P
1100	RE DIFF	100 RE	100 B20 DUPLEX RX N
1100	RE DIFF	100 RE	100 DCS PCS RX FILTER P
1100	RE DIFF	100 RE	100 DCS PCS RX FILTER N
1100	RE DIFF	100 RE	100 B1 B4 DUPLEX RX P
1100	RE DIFF	100 RE	100 B1 B4 DUPLEX RX N
1100	RE DIFF	100 RE	100 B8 DUPLEX RX P
1100	RE DIFF	100 RE	100 B8 DUPLEX RX N
1100	RE DIFF	100 RE	100 B5 B18 DUPLEX RX P
1100	RE DIFF	100 RE	100 B5 B18 DUPLEX RX N
1100	RE DIFF	100 RE	100 B7 PRX BALUN OUT P
1100	RE DIFF	100 RE	100 B7 PRX BALUN OUT N
1100	RE DIFF	100 RE	100 B7 PRX MATCH P
1100	RE DIFF	100 RE	100 B7 PRX MATCH N
1100	RE DIFF	100 RE	100 XCVR B7 PRX P
1100	RE DIFF	100 RE	100 XCVR B7 PRX N
1100			
1100		RE CLK	SLEEP_CLK_32K
1100		RE CLK	19P2M_WTR
1100		RE CLK	19P2M_MDM
1100			

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
50_RF_SPACING	TOP, BOTTOM	0.178 MM	?	GND	50_RF	*	50_RF_CLEAR_SPACING
50_RF_SPACING	ISL3	0.130 MM	?	GND	50_RF_CLEAR	*	50_RF_CLEAR_SPACING
50_RF_SPACING	*	0.092 MM	?	GND	100_RF	*	100_RF_CLEAR_SPACING
50_RF_CLEAR_SPACING	TOP, BOTTOM	0.178 MM	?	GND	RF_60	*	1:2:1_SPACING
50_RF_CLEAR_SPACING	ISL3	0.130 MM	?	GND	PWR_RF	*	1:2:1_SPACING
50_RF_CLEAR_SPACING	*	0.138 MM	?	PWR_RF	PWR_RF	*	1:2:1_SPACING
100_RF_CLEAR_SPACING	TOP, BOTTOM	0.143 MM	?	RF_CLK	*	*	3:1_SPACING
100_RF_CLEAR_SPACING	*	0.118 MM	?	RF_CLK	GND	*	1:2:1_SPACING

NC PMU_OUT_32K_CLK_GPS = PMU_OUT_32K_CLK_GPS



RF		
NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
WIFI_50S	*	50_OHM_RF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
WIFI	*	*	4:1_SPACING

	NET_TYPE		
	PHYSICAL	SPACING	
101	WIFI_50S	WIFI	RF G 0 MATCH_MOD
102	WIFI_50S	WIFI	RF G 0 MATCH_ANT
103	WIFI_50S	WIFI	RF G 0 BAW_MOD
104	WIFI_50S	WIFI	RF G 0 BAW_ANT
105	WIFI_50S	WIFI	RF G 0 DIPLEXER
106	WIFI_50S	WIFI	RF A 0 MATCH
107	WIFI_50S	WIFI	RF A 0 DIPLEXER
108	WIFI_50S	WIFI	RF G 1 MATCH_MOD
109	WIFI_50S	WIFI	RF G 1 MATCH_ANT
110	WIFI_50S	WIFI	RF G 1 BAW_MOD
111	WIFI_50S	WIFI	RF G 1 BAW_ANT
112	WIFI_50S	WIFI	RF G 1 DIPLEXER
113	WIFI_50S	WIFI	RF A 1 MATCH
114	WIFI_50S	WIFI	RF A 1 DIPLEXER
115	WIFI_50S	WIFI	RF 0 ANT_MATCH_T
116	WIFI_50S	WIFI	RF 0 ANT
117	WIFI_50S	WIFI	RF 1 ANT_MATCH_T
118	WIFI_50S	WIFI	RF 1 ANT